Taurus 3001 RISC-V 64-bit Privileged Minimal System Processor for T110/T28 ASIC
-
Updated
May 6, 2022 - C++
#
rv64i
Here are 10 public repositories matching this topic...
A 5-stage pipelined RISC-V processor implemented in Verilog with hazard detection unit and data forwarding.
processor-architecture processor verilog pipeline-processor risc-v rv64i 5-stage-pipelined-processor
-
Updated
Mar 19, 2026 - Verilog
A Verilog-based implementation of a 64-bit single-cycle RISC-V (RV64I) processor featuring a modular datapath architecture, supporting arithmetic, logical, memory, and branch instructions, and validated through simulation and test programs.
-
Updated
Mar 19, 2026 - Verilog
A Verilog-based implementation of a 64-bit single-cycle RISC-V (RV64I) processor featuring a modular datapath architecture, supporting arithmetic, logical, memory, and branch instructions, and validated through simulation and test programs.
-
Updated
Mar 19, 2026 - Verilog
Improve this page
Add a description, image, and links to the rv64i topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the rv64i topic, visit your repo's landing page and select "manage topics."