Skip to content

Actions: sarchlab/m2sim2

Actions

Accuracy - EmBench

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
50 workflow runs
50 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

[Leo] Fix store-to-load ordering in canIssueWith
Accuracy - EmBench #49: Commit e81c378 pushed by syifan
5h 20m 47s main
[Leo] Fix CachedMemoryStage multi-port livelock (#95)
Accuracy - EmBench #44: Commit 9a7a4e2 pushed by syifan
3h 14m 19s main
Merge pull request #94 from syifan/leo/fix-memorystrided
Accuracy - EmBench #43: Commit cf55f9f pushed by syifan
6h 47m 12s main
[Nina] Add stall profiling counters to pipeline (#91)
Accuracy - EmBench #42: Commit d11ca78 pushed by syifan
10h 13m 40s main
[Leo] Add 4th and 5th memory ports to MEM stage (#85)
Accuracy - EmBench #38: Commit 19f05b1 pushed by syifan
4h 10m 59s main
[Leo] Fix AfterBranch clearing to be branch-aware (#70)
Accuracy - EmBench #34: Commit d4c7d22 pushed by syifan
3h 35m 36s main
[Leo] Increase memory and write port limits
Accuracy - EmBench #29: Commit 98f244d pushed by syifan
1h 8m 50s main