Skip to content

Actions: riseproject-dev/llama.cpp

Actions

CI

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
build.yml
187 workflow runs
187 workflow runs

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
Use ggml-org/ccache-action on RISC-V as well CI #187: Commit b7100c5 pushed by luhenry
1d 0h 0m 1s master
master
1d 0h 0m 1s
Use ggml-org/ccache-action on RISC-V as well CI #186: Commit 857d636 pushed by luhenry
20m 1s master
master
20m 1s
Update build-riscv.yml CI #185: Commit 6271242 pushed by luhenry
1d 0h 0m 2s master
master
1d 0h 0m 2s
CI CI #184: Manually run by luhenry
1h 4m 8s riscv64-ccache
riscv64-ccache
1h 4m 8s
vulkan: add FA dequant for q4_1, q5_0, q5_1, iq4_nl (#21029) CI #183: Commit edd4d9b pushed by taimur-10x
1d 0h 0m 2s master
master
1d 0h 0m 2s
webui : store reasoning_content so it is sent back in subsequent requ… CI #182: Commit 482192f pushed by taimur-10x
1d 0h 0m 2s master
master
1d 0h 0m 2s
CI CI #181: Manually run by luhenry
1d 0h 0m 3s ccache
ccache
1d 0h 0m 3s
CI CI #180: Manually run by luhenry
5s rise-riscv-runners
rise-riscv-runners
5s
CI CI #179: Manually run by luhenry
5s master
master
5s
Relax prefill parser to allow space. (#21240) CI #178: Commit e15efe0 pushed by taimur-10x
22h 10m 37s master
master
22h 10m 37s
CI CI #177: Manually run by luhenry
30m 46s rise-riscv-runners
rise-riscv-runners
30m 46s
CI CI #176: Manually run by luhenry
1m 54s rise-riscv-runners
rise-riscv-runners
1m 54s
CI CI #175: Manually run by luhenry
5m 9s rise-riscv-runners
rise-riscv-runners
5m 9s
CI CI #174: Manually run by luhenry
27m 29s rise-riscv-runners
rise-riscv-runners
27m 29s
add missing ROPE_FACTORS_LONG/SHORT for MiniCPM (#21150) CI #173: Commit 7c20367 pushed by taimur-10x
1d 0h 0m 2s master
master
1d 0h 0m 2s
Optimize MOE GEMV kernel for BS > 1. (#20905) CI #172: Commit ec16a07 pushed by taimur-10x
1d 0h 0m 2s master
master
1d 0h 0m 2s
CI CI #171: Manually run by luhenry
1d 0h 0m 8s rise-riscv-runners
rise-riscv-runners
1d 0h 0m 8s
CI CI #170: Manually run by luhenry
1d 0h 0m 6s rise-riscv-runners
rise-riscv-runners
1d 0h 0m 6s
fix(ggml): correct RISC-V ISA string canonical ordering for RVV in CM… CI #169: Commit dc8d14c pushed by taimur-10x
1d 0h 0m 3s master
master
1d 0h 0m 3s
CI CI #168: Manually run by luhenry
1d 0h 0m 4s rise-riscv-runners
rise-riscv-runners
1d 0h 0m 4s
CI CI #167: Manually run by luhenry
4m 45s rise-riscv-runners
rise-riscv-runners
4m 45s
CI CI #166: Manually run by luhenry
15m 39s rise-riscv-runners
rise-riscv-runners
15m 39s
CI CI #165: Manually run by luhenry
1d 0h 0m 4s rise-riscv-runners
rise-riscv-runners
1d 0h 0m 4s
CI CI #164: Manually run by luhenry
1h 0m 39s rise-riscv-runners
rise-riscv-runners
1h 0m 39s
CI CI #163: Manually run by luhenry
53m 53s rise-riscv-runners
rise-riscv-runners
53m 53s