EE PhD with a focus towards open-source EDA tools
-
ETH Zürich
- Zürich, Switzerland
Popular repositories Loading
-
-
yug-presentation
yug-presentation PublicYosys User Group #5 - Examples & Presentation
SystemVerilog 1
-
riscv-tests
riscv-tests PublicForked from pulp-platform/riscv-tests
Development of a complete set of functional tests for the Xpulp ISA extension
C
-
riscv-isa-sim
riscv-isa-sim PublicForked from pulp-platform/riscv-isa-sim
Spike, a RISC-V ISA Simulator with Xpulp ISA extension
C
-
riscv-opcodes
riscv-opcodes PublicForked from pulp-platform/riscv-opcodes
RISC-V Opcodes with Xpulp ISA extension
Python
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.




