Skip to content

Actions: pc2/sus-compiler

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
437 workflow runs
437 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
Improve mangled name deduplication CI #587: Commit e08782d pushed by VonTum
1m 1s master
master
1m 1s
Add reproducing example for Incorrect codegen for arrays (#197) CI #586: Commit 3e0ae37 pushed by VonTum
57s master
master
57s
Fix execution errors in RAM_Unbalanced CI #585: Commit 17794ba pushed by VonTum
51s master
master
51s
Re-run regression CI #584: Commit 3fd26dc pushed by VonTum
54s master
master
54s
Codegen: Fix mangled name duplication CI #583: Commit 529d0a4 pushed by VonTum
53s master
master
53s
Add latency registers to --gen-tb (Resolve #179) CI #582: Commit 5c9c8c2 pushed by VonTum
56s master
master
56s
Rename FindFirst to FirstSetBit CI #581: Commit c61952c pushed by VonTum
59s master
master
59s
More doc refinement CI #580: Commit 7e710d5 pushed by VonTum
53s master
master
53s
Refine STL docs CI #579: Commit 91cee37 pushed by VonTum
1m 2s master
master
1m 2s
Move more STL modules around, and create std/bitwise.sus. Add FindFirst CI #578: Commit b506f43 pushed by VonTum
1m 3s master
master
1m 3s
Whoops, too stringent with the __builtin__ regex CI #577: Commit ec179e2 pushed by VonTum
56s master
master
56s
Fix incorrect Unused Variable warning (Fix #194) CI #576: Commit 9fe84a4 pushed by VonTum
1m 6s master
master
1m 6s
Redistribute STL over array.sus, conversion.sus and math.sus CI #575: Commit f703f5b pushed by VonTum
56s master
master
56s
Remove SlowClockGenerator CI #574: Commit 8b443d0 pushed by VonTum
1m 0s master
master
1m 0s
Removing JoinDomains CI #573: Commit bb8ab2d pushed by VonTum
55s master
master
55s
Use pulldown_cmark for link resolving, rather than Claudes bodge CI #572: Commit 38def47 pushed by VonTum
56s master
master
56s
Whoops, should also generate "output" clocks in docs CI #571: Commit 2f579f5 pushed by VonTum
55s master
master
55s
Add make_docs utility script CI #570: Commit f3e7faa pushed by VonTum
54s master
master
54s
Add domain statements to module interface samples CI #569: Commit c895e32 pushed by VonTum
1m 7s master
master
1m 7s
Add a little extra core.sus documentation CI #568: Commit 2d9e97c pushed by VonTum
55s master
master
55s
Add docs for structs & consts CI #567: Commit 8cfd6eb pushed by VonTum
55s master
master
55s
Refactor docs generation. Directly convert from FileData CI #566: Commit 3e27f99 pushed by VonTum
57s master
master
57s
Add arrowheads to latency infer edges in port figures CI #565: Commit d42ba66 pushed by VonTum
52s master
master
52s
Negate port latency inference formula CI #564: Commit e045d0f pushed by VonTum
53s master
master
53s
Fix incorrect height of single-clock multi domain latency figures CI #563: Commit 4345fd2 pushed by VonTum
53s master
master
53s