Skip to content
View nirajumaretiya's full-sized avatar
6 followers · 28 following

Achievements

Achievement: Pull Shark

Achievements

Achievement: Pull Shark

Organizations

@vicharak-in

Block or report nirajumaretiya

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
nirajumaretiya/README.md

Hello! 👋

VLSI · FPGA · Computer Architecture · AI Hardware

Email LinkedIn Views

Final-year Student exploring ASICs, RTL, and high-performance architectures—building ASICs from transistors.

Skills: Verilog · SystemVerilog · C/C++ · Python · MATLAB · Git
EDA: Cadence (Virtuoso, Genus, Innovus, Modus, Conformal) · Synopsys (DC, iCC2) · Tessent · ModelSim · OpenRAM

Projects: TinyGPU (SystemVerilog) · MBIST & BIRA (Tessent) · DDR3 Controller · Bitcoin Miner · 1×3 Router — all on FPGA/ASIC flows

Stats Langs

Streak

Pinned Loading

  1. tinygpu tinygpu Public

    SystemVerilog 2 1

  2. DDR3_controller DDR3_controller Public

    Verilog

  3. 1x3_router_design_and_verification 1x3_router_design_and_verification Public

    Verilog

  4. FIFO-Memory FIFO-Memory Public

    Verilog

  5. vicharak-in/kalpkranti_course vicharak-in/kalpkranti_course Public

    Coursework for kalpkranti

    Python 3 5

  6. Simple_cache_controller Simple_cache_controller Public

    Implementation in Verilog of multilevel cache controller

    Verilog