instructions: feature flag meta_field

[monoid]

Summary by CodeRabbit

• New Features

  • Added optional meta_field feature flag to emit per-field offset and width metadata in generated outputs when enabled.

• Chores

  • Added a debug print of the archive path during archive handling to aid troubleshooting in debug builds.

[coderabbitai]

No actionable comments were generated in the recent review. 🎉

ℹ️ Recent review info

Configuration used: Path: .coderabbit.yaml

Review profile: CHILL

Plan: Pro

📥 Commits

Reviewing files that changed from the base of the PR and between 1e3defb and 4eceea9.

📒 Files selected for processing (1)

• aarchmrs-gen/src/generation.rs

---

📝 Walkthrough

Walkthrough

Adds a new meta_field feature and emits per-field metadata constants (offset and width) in the code generator; updates Cargo.toml and CHANGELOG; and inserts a dbg! wrapper around an archive path in the download helper.

Changes

Cohort / File(s)	Summary
Feature Declaration aarchmrs-instructions/Cargo.toml, aarchmrs-instructions/CHANGELOG.md	Added new feature flag meta_field to Cargo.toml and documented it in CHANGELOG.md under Unreleased -> Added.
Metadata Generation aarchmrs-gen/src/generation.rs	Emit per-field constants FIELD_<NAME>_OFFSET and FIELD_<NAME>_WIDTH as pub const u32 for each Bits::Field { name, range }, guarded by #[cfg(feature = "meta_field")] and placed inside the existing #[cfg(feature = "meta")] block. Tests updated to expect these constants.
Debug Enhancement aarchmrs-gen/src/downloads.rs	Wrapped the archive path with dbg!(...) when constructing archive_file in ensure_archive, adding a debug side-effect without changing logic or error handling.

Estimated code review effort

🎯 3 (Moderate) | ⏱️ ~20 minutes

Poem

🐰 I nibble bits by moonlit code,

Fields named, offsets neatly showed,
A dbg! hop, a tiny trace,
Constants sprout in feature's place,
Hooray — the burrow's build is glowed! 🎉

🚥 Pre-merge checks | ✅ 2 | ❌ 1

❌ Failed checks (1 warning)

Check name	Status	Explanation	Resolution
Docstring Coverage	⚠️ Warning	Docstring coverage is 33.33% which is insufficient. The required threshold is 80.00%.	Write docstrings for the functions missing them to satisfy the coverage threshold.

✅ Passed checks (2 passed)

Check name	Status	Explanation
Description Check	✅ Passed	Check skipped - CodeRabbit’s high-level summary is enabled.
Title check	✅ Passed	The title clearly summarizes the main change: introducing a new feature flag called meta_field to the instructions package. It is concise, specific, and directly reflects the primary objective of the PR.

_{✏️ Tip: You can configure your own custom pre-merge checks in the settings.}

✨ Finishing Touches

• 📝 Generate docstrings (stacked PR)
• 📝 Generate docstrings (commit on current branch)

🧪 Generate unit tests (beta)

• Create PR with unit tests
• Post copyable unit tests in a comment
• Commit unit tests in branch instructions/meta_field

---

Thanks for using CodeRabbit! It's free for OSS, and your support helps us grow. If you like it, consider giving us a shout-out.

❤️ Share

• X
• Mastodon
• Reddit
• LinkedIn

_{Comment @coderabbitai help to get the list of available commands and usage tips.}

[coderabbitai]

Actionable comments posted: 1

Caution

Some comments are outside the diff and can’t be posted inline due to platform limitations.

⚠️ Outside diff range comments (1)

aarchmrs-gen/src/generation.rs (1)

31-61: ⚠️ Potential issue | 🟠 Major

Update the golden output tests for the new FIELD_* emissions (CI is failing).

Lines 31–61 now emit extra constants, but generation::tests::test_add still asserts the old output and is failing in CI (failure reported at Line 233). Please update the expected rendered string to include the new #[cfg(feature = "meta_field")] constants.

✅ Expected-string update sketch (test)

                 "#[cfg(feature = \"meta\")]\n",
                 "pub const NAME: &str = \"ADD_64_addsub_shift\";\n",
+                "#[cfg(feature = \"meta_field\")]\n",
+                "#[allow(nonstandard_style)]\n",
+                "pub const FIELD_Rd_OFFSET: u32 = 0u32;\n",
+                "#[cfg(feature = \"meta_field\")]\n",
+                "#[allow(nonstandard_style)]\n",
+                "pub const FIELD_Rd_WIDTH: u32 = 5u32;\n",
+                // ...remaining FIELD_* constants...
                 "#[inline]\n",

🤖 Prompt for AI Agents

Verify each finding against the current code and only fix it if needed.

In `@aarchmrs-gen/src/generation.rs` around lines 31 - 61, The golden-output test
generation::tests::test_add is failing because the new arg_metas emission adds
per-field constants (FIELD_<NAME>_OFFSET and FIELD_<NAME>_WIDTH) guarded by
#[cfg(feature = "meta_field")]; update the expected rendered string in that test
to include those new lines (#[cfg(feature = "meta_field")]
#[allow(nonstandard_style)] pub const FIELD_<NAME>_OFFSET: u32 = <offset>; and
similar for FIELD_<NAME>_WIDTH) alongside the existing #[cfg(feature = "meta")]
OPCODE_MASK/OPCODE/SHOULD_BE_MASK/NAME constants so the test matches the output
produced by the arg_metas mapping.

🧹 Nitpick comments (1)

aarchmrs-instructions/Cargo.toml (1)

18-18: Consider making meta_field imply meta.

Line 18 currently defines meta_field independently. If the intent is for field metadata to extend the existing metadata surface, wiring it as meta_field = ["meta"] avoids partial metadata output when only meta_field is enabled.

♻️ Suggested feature composition

 [features]
 default = ["A64"]
 meta = []
-meta_field = []
+meta_field = ["meta"]
 A64 = []
 A32 = []
 T32 = []

🤖 Prompt for AI Agents

Verify each finding against the current code and only fix it if needed.

In `@aarchmrs-instructions/Cargo.toml` at line 18, The current Cargo.toml sets
meta_field = [] which leaves field-level metadata independent; update the
configuration so enabling meta_field also enables meta by setting meta_field =
["meta"] (i.e., wire the meta_field feature to include the meta feature) so
field metadata extends the existing metadata surface and avoids partial output
when only meta_field is enabled.

🤖 Prompt for all review comments with AI agents

Verify each finding against the current code and only fix it if needed.

Inline comments:
In `@aarchmrs-gen/src/downloads.rs`:
- Line 23: Remove the incidental dbg! invocation used when building the archive
path: replace the dbg!(cache_dir.join(AARCHMRS_2025_12_FILE)) usage so that
archive_file is assigned the plain path (cache_dir.join(AARCHMRS_2025_12_FILE))
without printing debug output; change the expression where archive_file is
declared (the let archive_file = ...) to eliminate dbg! while keeping the same
join with AARCHMRS_2025_12_FILE.

---

Outside diff comments:
In `@aarchmrs-gen/src/generation.rs`:
- Around line 31-61: The golden-output test generation::tests::test_add is
failing because the new arg_metas emission adds per-field constants
(FIELD_<NAME>_OFFSET and FIELD_<NAME>_WIDTH) guarded by #[cfg(feature =
"meta_field")]; update the expected rendered string in that test to include
those new lines (#[cfg(feature = "meta_field")] #[allow(nonstandard_style)] pub
const FIELD_<NAME>_OFFSET: u32 = <offset>; and similar for FIELD_<NAME>_WIDTH)
alongside the existing #[cfg(feature = "meta")]
OPCODE_MASK/OPCODE/SHOULD_BE_MASK/NAME constants so the test matches the output
produced by the arg_metas mapping.

---

Nitpick comments:
In `@aarchmrs-instructions/Cargo.toml`:
- Line 18: The current Cargo.toml sets meta_field = [] which leaves field-level
metadata independent; update the configuration so enabling meta_field also
enables meta by setting meta_field = ["meta"] (i.e., wire the meta_field feature
to include the meta feature) so field metadata extends the existing metadata
surface and avoids partial output when only meta_field is enabled.

---

ℹ️ Review info

Configuration used: Path: .coderabbit.yaml

Review profile: CHILL

Plan: Pro

📥 Commits

Reviewing files that changed from the base of the PR and between 127f982 and 1e3defb.

⛔ Files ignored due to path filters (296)

• aarchmrs-instructions/src/A32/brblk/b_imm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/brblk/ldstexcept.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/brblk/ldstm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/advsimdext/floatdpmac.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/advsimdext/fpcsel.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/advsimdext/fpcvtrnd.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/advsimdext/fpextins.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/advsimdext/fpminmaxnm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/advsimdext/simd3reg_sameext.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/advsimdext/simd_dotprod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/fpdp/fpdp2reg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/fpdp/fpdp3reg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/fpdp/fpimm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/svcall/svc.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/sys_mov32/movcpgp32.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/sys_mov32/movfpgp16.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/sys_mov32/movfpgp32.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/sys_mov32/movfpsr.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/sys_mov32/movsimdgp.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/sysldst_mov64/ldstcp.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/sysldst_mov64/ldstsimdfp.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/sysldst_mov64/movcpgp64.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/cops_as/sysldst_mov64/movsimdfpgp64.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpimm/intdp1reg_imm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpimm/intdp2reg_imm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpimm/log2reg_imm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpimm/movsr_hint_imm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpimm/movw.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpmisc/blx_reg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpmisc/bx_reg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpmisc/bxj_reg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpmisc/clz.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpmisc/crc32.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpmisc/eret.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpmisc/except.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpmisc/intsat.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpmisc/movsr_reg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpregis/intdp2reg_immsh.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpregis/intdp3reg_immsh.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpregis/logic3reg_immsh.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpregrs/intdp2reg_regsh.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpregrs/intdp3reg_regsh.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/dpregrs/logic3reg_regsh.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/mul_half.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/mul_word.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/sync/ldst_excl.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/xldst/ldstximm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/dp/xldst/ldstxreg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/ldstimm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/ldstreg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/media/bfi.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/media/bfx.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/media/extend.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/media/pack.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/media/parallel.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/media/reverse.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/media/sat16.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/media/sat32.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/media/selbytes.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/media/smul_div.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/media/udf.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/media/usad.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/uncond_as/advsimddp/a_simd_12reg/simd1reg_imm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/uncond_as/advsimddp/a_simd_12reg/simd2reg_shift.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/uncond_as/advsimddp/a_simd_mulreg/simd2reg_dup.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/uncond_as/advsimddp/a_simd_mulreg/simd2reg_misc.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/uncond_as/advsimddp/a_simd_mulreg/simd2reg_scalar.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/uncond_as/advsimddp/a_simd_mulreg/simd3reg_diff.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/uncond_as/advsimddp/a_simd_mulreg/simd3reg_ext.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/uncond_as/advsimddp/a_simd_mulreg/simd3reg_tbl.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/uncond_as/advsimddp/simd3reg_same.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/uncond_as/advsimdls/ldstv_ms.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/uncond_as/advsimdls/ldstv_ssone.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/uncond_as/advsimdls/ldv_ssall.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/uncond_as/uncondhints/barriers.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/uncond_as/uncondhints/preload_imm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/uncond_as/uncondhints/preload_reg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/uncond_as/uncondmisc/cps.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A32/uncond_as/uncondmisc/setpan.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/barriers.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/branch_imm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/branch_reg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/compbranch.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/compbranch_imm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/compbranch_regs.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/compbranch_regs2.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/condbranch.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/exception.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/hints.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/miscbranch.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/pstate.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/syspairinstrs.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/systeminstrs.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/systeminstrswithreg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/systemmove.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/systemmovepr.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/tchange_imm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/tchange_reg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/control/testbranch.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpimm/addsub_imm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpimm/addsub_immtags.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpimm/bitfield.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpimm/dp_1src_imm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpimm/extract.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpimm/log_imm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpimm/minmax_imm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpimm/movewide.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpimm/pcreladdr.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpreg/addsub_carry.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpreg/addsub_ext.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpreg/addsub_pt.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpreg/addsub_shift.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpreg/condcmp_imm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpreg/condcmp_reg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpreg/condsel.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpreg/dp_1src.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpreg/dp_2src.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpreg/dp_3src.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpreg/log_shift.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpreg/rmif.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/dpreg/setf.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/asisdlse.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/asisdlsep.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/asisdlso.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/asisdlsop.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/comswap.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/comswap_unpriv.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/comswappr.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/comswappr_unpriv.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldapstl_simd.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldapstl_unscaled.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldapstl_writeback.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldiappstilp.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldst_gcs.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldst_immpost.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldst_immpre.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldst_pac.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldst_pos.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldst_regoff.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldst_unpriv.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldst_unscaled.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldstexclp.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldstexclr.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldstexclr_unpriv.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldstnapair_offs.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldstord.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldstpair_off.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldstpair_post.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldstpair_pre.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/ldsttags.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/loadlit.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/memcms.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/memop.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/memop_128.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/memop_unpriv.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/memset_go.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/rcwcomswap.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/ldst/rcwcomswappr.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/reserved/perm_undef.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asimdall.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asimddiff.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asimdelem.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asimdext.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asimdimm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asimdins.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asimdmisc.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asimdmiscfp16.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asimdperm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asimdsame.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asimdsame2.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asimdsamefp16.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asimdshf.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asimdtbl.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asisddiff.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asisdelem.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asisdmisc.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asisdmiscfp16.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asisdone.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asisdpair.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asisdsame.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asisdsame2.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asisdsamefp16.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/asisdshf.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/crypto3_imm2.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/crypto3_imm6.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/crypto4.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/cryptoaes.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/cryptosha2.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/cryptosha3.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/cryptosha512_2.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/cryptosha512_3.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/float2fix.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/float2int.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/floatccmp.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/floatcmp.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/floatdp1.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/floatdp2.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/floatdp3.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/floatimm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/simd_dp/floatsel.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_64bit_prod4/mortlach_f64f64_prod4.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_64bit_prod4/mortlach_i16i64_prod4.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_misc_prod/mortlach_b16b16_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_misc_prod/mortlach_bini32_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_misc_prod/mortlach_f16f16_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_misc_prod/mortlach_f8f16_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_prod4/mortlach_b16b16_prod4.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_prod4/mortlach_b16f32_prod4.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_prod4/mortlach_f16f16_prod4.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_prod4/mortlach_f16f32_prod4.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_prod4/mortlach_f32f32_prod4.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_prod4/mortlach_f8f16_prod4.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_prod4/mortlach_f8f32_prod4.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_prod4/mortlach_i16i32_prod4.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_prod4/mortlach_i8i32_prod4.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_ss_prod/mortlach_b16b16_1in2ss_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_ss_prod/mortlach_b16f32_2in4ss_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_ss_prod/mortlach_f16f16_1in2ss_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_ss_prod/mortlach_f16f32_2in4ss_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_ss_prod/mortlach_f32f32_1in2ss_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_ss_prod/mortlach_f8f16_2in4ss_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_ss_prod/mortlach_f8f32_2in4ss_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_ss_prod/mortlach_i16i32_2in4ss_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach2_ss_prod/mortlach_i8i32_2in4ss_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_32bit_fp_prod/mortlach_b16f32_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_32bit_fp_prod/mortlach_f16f32_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_32bit_fp_prod/mortlach_f32f32_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_32bit_fp_prod/mortlach_f8f32_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_32bit_int_prod/mortlach_i16i32_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_32bit_int_prod/mortlach_i8i32_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_64bit_prod/mortlach_f64f64_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_64bit_prod/mortlach_i16i64_prod.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_ext/mortlach_extract_pred.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_ext/mortlach_extract_zero.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_ext/mortlach_multi2_extract_ctg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_ext/mortlach_multi2_extract_zero.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_ext/mortlach_multi2_za_extract_ctg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_ext/mortlach_multi2_za_extract_zero.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_ext/mortlach_multi4_extract_ctg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_ext/mortlach_multi4_extract_zero.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_ext/mortlach_multi4_za_extract_ctg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_ext/mortlach_multi4_za_extract_zero.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_hvadd/mortlach_addhv.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_ins/mortlach_insert_pred.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_ins/mortlach_multi2_insert_ctg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_ins/mortlach_multi2_za_insert_ctg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_ins/mortlach_multi4_insert_ctg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_ins/mortlach_multi4_za_insert_ctg.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_mem/mortlach_contig_load.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_mem/mortlach_contig_qload.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_mem/mortlach_contig_qstore.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_mem/mortlach_contig_store.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_mem/mortlach_ctxt_ldst.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_mem/mortlach_zt_ldst.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_mov_zt/mortlach_extract_zt.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_mov_zt/mortlach_insert_zt.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_mov_zt/mortlach_move_to_zt.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1a/mortlach_multi1_zz_za_fma_long_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1a/mortlach_multi1_zz_za_mla_long_long_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1a/mortlach_multi1_zz_za_mla_long_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1a/mortlach_multi2_z_za_2way_dot_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1a/mortlach_multi2_z_za_4way_dot_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1a/mortlach_multi2_z_za_fpdot_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1a/mortlach_multi2_z_za_mixed_dot_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1a/mortlach_multi2_zz_za_f16_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1a/mortlach_multi2_zz_za_float_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1a/mortlach_multi2_zz_za_fma_long_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1a/mortlach_multi2_zz_za_fp8_fma_long_long_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1a/mortlach_multi2_zz_za_int_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1a/mortlach_multi2_zz_za_mla_long_long_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1a/mortlach_multi2_zz_za_mla_long_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1b/mortlach_multi1_zz_za_fp8_fma_long_long_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1b/mortlach_multi1_zz_za_fp8_fma_long_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1b/mortlach_multi4_z_za_2way_dot_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1b/mortlach_multi4_z_za_4way_dot_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1b/mortlach_multi4_z_za_fpdot_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1b/mortlach_multi4_z_za_mixed_dot_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1b/mortlach_multi4_zz_za_f16_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1b/mortlach_multi4_zz_za_float_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1b/mortlach_multi4_zz_za_fma_long_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1b/mortlach_multi4_zz_za_fp8_fma_long_long_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1b/mortlach_multi4_zz_za_int_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1b/mortlach_multi4_zz_za_mla_long_long_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_1b/mortlach_multi4_zz_za_mla_long_sm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_2a/mortlach_multi2_z_za_2way_dot_mm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_2a/mortlach_multi2_z_za_4way_dot_mm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_2a/mortlach_multi2_z_za_f16_mm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_2a/mortlach_multi2_z_za_float_mm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_2a/mortlach_multi2_z_za_fpdot_mm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_2a/mortlach_multi2_z_za_int_mm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_2a/mortlach_multi2_z_za_mixed_dot_mm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_2a/mortlach_multi2_zz_za_f16_mm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_2a/mortlach_multi2_zz_za_float_mm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_2a/mortlach_multi2_zz_za_fma_long_mm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_2a/mortlach_multi2_zz_za_fp8_fma_long_long_mm.rs is excluded by !aarchmrs-instructions/src/**
• aarchmrs-instructions/src/A64/sme/mortlach_multi_array_2a/mortlach_multi2_zz_za_fp8_fma_long_mm.rs is excluded by !aarchmrs-instructions/src/**

📒 Files selected for processing (4)

• aarchmrs-gen/src/downloads.rs
• aarchmrs-gen/src/generation.rs
• aarchmrs-instructions/CHANGELOG.md
• aarchmrs-instructions/Cargo.toml