GitHub - mnmhdanas/Parallel-IN-Serial-OUT: In this shift register, we can apply the parallel inputs to each D flip-flop by making Preset Enable to 1. For every positive edge triggering of clock signal, the data shifts from one stage to the next. So, we will get the serial output from the right most D flip-flop.

Branches Tags

Name		Name	Last commit message	Last commit date
Latest commit History 3 Commits
piso.v		piso.v
piso_waveform.jpg		piso_waveform.jpg
pisotb.v		pisotb.v

About

In this shift register, we can apply the parallel inputs to each D flip-flop by making Preset Enable to 1. For every positive edge triggering of clock signal, the data shifts from one stage to the next. So, we will get the serial output from the right most D flip-flop.

verilog shift-register digital-electronics piso