Skip to content

Pull requests: llvm/circt

New pull request New
196 Open 7,053 Closed
196 Open 7,053 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[HW][circt-reduce] Add HW name sanitization
#9730 opened Feb 23, 2026 by seldridge • Draft
[circt-bmc] Add multi-clock BMC support
#9729 opened Feb 22, 2026 by robert-at-pretension-io Loading…
[ImportVerilog][MooreToCore][Sim] Support queue element/range extractions in ImportVerilog Sim
#9727 opened Feb 22, 2026 by Lauriethefish Loading…
[circt-bmc] Lower LTL delay/clock patterns for BMC
#9722 opened Feb 22, 2026 by robert-at-pretension-io Loading…
[ImportVerilog] Support $ literal within queue indexing expressions
#9719 opened Feb 21, 2026 by Lauriethefish Loading…
[ImportVerilog] Make sampled value functions' results usable by Moore ops
#9718 opened Feb 21, 2026 by Arya-Golkari Loading…
[Synth] Add resource usage analysis
#9717 opened Feb 21, 2026 by uenoku Loading…
[FIRRTL] Check duplicate module port names in verifiers
#9716 opened Feb 21, 2026 by rhanqtl Loading…
1
2
[FIRRTL] Add conservative IMDCE handling for InstanceChoiceOp
#9710 opened Feb 20, 2026 by uenoku Loading…
[RTG] Add folders for most set operations
#9705 opened Feb 19, 2026 by maerhart • Draft
[FIRRTL] Support FInstanceLike operations in ModuleInliner
#9688 opened Feb 18, 2026 by uenoku Loading…
[Moore][ImportVerilog] Add support for fork-join blocks
#9682 opened Feb 17, 2026 by tdps2 Loading…
2
[ImportVerilog] Add dynamic array creation + 'size' and 'length' instructions to the moore dialect
#9679 opened Feb 16, 2026 by yuriyKulinchenko Loading…
4
[FIRRTL] Support merging layers in LinkCircuits
#9677 opened Feb 14, 2026 by unlsycn Loading…
10
Move ESI runtime tests into pytest suite ESI
#9655 opened Feb 12, 2026 by teqdruid Loading…
1
[HW] Guard bitcast canonicalization against cyclic input (Fixes #9648)
#9649 opened Feb 11, 2026 by m2kar • Draft
3
[Transforms] FlattenMemRefs: handle resource-backed globals
#9625 opened Feb 6, 2026 by RCoeurjoly • Draft
3
fix: handle global memrefs in flatten-memref pass
#9615 opened Feb 5, 2026 by Abhilekhgautam Loading…
1
1
[HW] Add HW IMDCE pass
#9609 opened Feb 5, 2026 by stomfaig Loading…
21
[Comb] Fix assertion failure in extractConcatToConcatExtract pattern (Fixes #9573)
#9598 opened Feb 3, 2026 by m2kar Loading…
1
10
[Arc] Complete inout support for arcilator path (Fixes #9574)
#9597 opened Feb 3, 2026 by m2kar Loading…
1
4
[circt-verilog] add error message for multiple driver targetting same bits
#9590 opened Feb 2, 2026 by 5iri Loading…
1
2
[firtool] Only run verifiers at required points in the pipeline FIRRTL Involving the `firrtl` dialect
#9559 opened Jan 30, 2026 by youngar Loading…
6
[Arc] Add Support for Dynamic Strings to the Arcilator Runtime Arc Involving the `arc` dialect
#9546 opened Jan 29, 2026 by KavyaChopra04 Loading…
15
[SCFToCalyx] Fix crash when calling external functions (Fix #9529)
#9530 opened Jan 28, 2026 by m2kar Loading…
1
3
ProTip! no:milestone will show everything without a milestone.