VHDL_lab

VHDL examples created for educational purpose using Xilinx ISE Design Suite and Spartan-3E starter board.

Name		Name	Last commit message	Last commit date
Latest commit History 17 Commits
1. adder_2bit		1. adder_2bit
2. decoder3to8		2. decoder3to8
3. counter		3. counter
4. up_down_counter		4. up_down_counter
5. VGAtest		5. VGAtest
6. LCD		6. LCD
LICENSE		LICENSE
README.md		README.md

Provide feedback