implementing an Arithmetic Logic Unit (ALU) using Verilog. implement an Arithmetic Logic Unit (ALU) using Verilog. The ALU consists of two submodules: a Logic Unit (LU) and an Arithmetic Unit (AU).
basturkme/ALU
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|