Skip to content
View Sanjeen1's full-sized avatar
πŸ™‚
Busy
πŸ™‚
Busy

Block or report Sanjeen1

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Sanjeen1/README.md

Hi πŸ‘‹, I'm Sanjeen Suman

EEE @ SRMIST | VLSI Design @ NITK

Profile Views

🌐 Socials:

LinkedIn Medium email email

πŸ‘¨β€πŸ’» About Me:

I am a Electrical Engineer with a good technical knowledge in Digital and Analog Electronics. I enjoy exploring Analog and Digital Circuits, CMOS device performance, Spice simulation, cell characterization and layout design.

πŸ’» Skills:

Synopsys Sentaurus TCAD Cadence Virtuoso Cadence Spectre Intel Quartus Prime Magic VLSI Xilinx Vivado LTspice Ngspice ModelSim Yosys Xschem Netgen OpenROAD OpenSTA OriginPro QuestaSim Device Physics Device Physics Linux

Languages and Software:

arduino cplusplus git linux matlab photoshop python html5 VS Code

πŸ“Š GitHub Stats:

GitHub Stats

Pinned Loading

  1. VSD-workshop-on-7nm-finfet-characterization- VSD-workshop-on-7nm-finfet-characterization- Public

    This repository contains my work from the VLSI System Design (VSD) Workshop on 7nm FinFET Circuit Design and Characterization using the ASAP7 PDK.

    16

  2. Modeling-of-Dual-GATE-MATERIAL-JUNCTIONLESS-FINFET Modeling-of-Dual-GATE-MATERIAL-JUNCTIONLESS-FINFET Public

    This repository contains the Synopsys Sentaurus TCAD project files, scripts, and simulation setup for modeling a Dual Material Gate Junctionless FinFET (DMG-JLFET). The work includes structure crea…

    3

  3. mosfet-characterization mosfet-characterization Public

    Collection of MOSFET experiments (Id–Vg, Id–Vd, temperature effects and more) simulated in Ngspice for device behavior and VLSI research.

    Python 2

  4. Static-timing-analysis-with-OpenSTA-tool Static-timing-analysis-with-OpenSTA-tool Public

    A complete workflow for performing static timing analysis using the open-source OpenSTA tool on a synthesized digital design. Includes constraint setup (.sdc), open source library file sky130/nanga…

    Verilog 1

  5. 6T-SRAM-Cell-Pre-and-Post-Layout-Simulation 6T-SRAM-Cell-Pre-and-Post-Layout-Simulation Public

    Pre-layout and post-layout simulation of a 6T SRAM cell using open-source EDA tools. This project covers schematic design, SPICE simulation, physical layout in Magic VLSI, parasitic extraction, and…

    1

  6. CMOS-Inverter-Characterization CMOS-Inverter-Characterization Public

    Comprehensive CMOS inverter characterization including VTC, noise margins, delay, rise/fall times, power analysis, and parameter sweeps using NGSpice

    1