I am a Electrical Engineer with a good technical knowledge in Digital and Analog Electronics. I enjoy exploring Analog and Digital Circuits, CMOS device performance, Spice simulation, cell characterization and layout design.
- India
-
22:08
(UTC +05:30) - https://medium.com/@Sanjeentech
- in/sanjeen-suman-b50559347
- https://t.me/Sanjeensuman_232VL027
Pinned Loading
-
VSD-workshop-on-7nm-finfet-characterization-
VSD-workshop-on-7nm-finfet-characterization- PublicThis repository contains my work from the VLSI System Design (VSD) Workshop on 7nm FinFET Circuit Design and Characterization using the ASAP7 PDK.
-
Modeling-of-Dual-GATE-MATERIAL-JUNCTIONLESS-FINFET
Modeling-of-Dual-GATE-MATERIAL-JUNCTIONLESS-FINFET PublicThis repository contains the Synopsys Sentaurus TCAD project files, scripts, and simulation setup for modeling a Dual Material Gate Junctionless FinFET (DMG-JLFET). The work includes structure creaβ¦
-
mosfet-characterization
mosfet-characterization PublicCollection of MOSFET experiments (IdβVg, IdβVd, temperature effects and more) simulated in Ngspice for device behavior and VLSI research.
Python 2
-
Static-timing-analysis-with-OpenSTA-tool
Static-timing-analysis-with-OpenSTA-tool PublicA complete workflow for performing static timing analysis using the open-source OpenSTA tool on a synthesized digital design. Includes constraint setup (.sdc), open source library file sky130/nangaβ¦
Verilog 1
-
6T-SRAM-Cell-Pre-and-Post-Layout-Simulation
6T-SRAM-Cell-Pre-and-Post-Layout-Simulation PublicPre-layout and post-layout simulation of a 6T SRAM cell using open-source EDA tools. This project covers schematic design, SPICE simulation, physical layout in Magic VLSI, parasitic extraction, andβ¦
-
CMOS-Inverter-Characterization
CMOS-Inverter-Characterization PublicComprehensive CMOS inverter characterization including VTC, noise margins, delay, rise/fall times, power analysis, and parameter sweeps using NGSpice
If the problem persists, check the GitHub status page or contact support.



