GitHub - Madhawa2001/VHDL-Files

Vivado source files and simulation files for making a simple microprocessor project.

Name		Name	Last commit message	Last commit date
Latest commit History 3 Commits
AU.vhd		AU.vhd
AU_Sim.vhd		AU_Sim.vhd
Counter.vhd		Counter.vhd
Counter_Sim.vhd		Counter_Sim.vhd
D_FF.vhd		D_FF.vhd
D_FF_Sim.vhd		D_FF_Sim.vhd
Decoder_2_to_4.vhd		Decoder_2_to_4.vhd
Decoder_3_to_8.vhd		Decoder_3_to_8.vhd
FA.vhd		FA.vhd
HA.vhd		HA.vhd
MUX_8_to_1.vhd		MUX_8_to_1.vhd
Multiplier_2.vhd		Multiplier_2.vhd
Multiplier_4.vhd		Multiplier_4.vhd
RCA_4.vhd		RCA_4.vhd
README.md		README.md
Reg.vhd		Reg.vhd
Slow_Clk.vhd		Slow_Clk.vhd
Slow_Clk_Sim.vhd		Slow_Clk_Sim.vhd
TB_Decoder_2_to_4.vhd		TB_Decoder_2_to_4.vhd
TB_Decoder_3_to_8.vhd		TB_Decoder_3_to_8.vhd
TB_FA.vhd		TB_FA.vhd
TB_HA.vhd		TB_HA.vhd
TB_MUX_8_to_1.vhd		TB_MUX_8_to_1.vhd
TB_Multiplier_4.vhd		TB_Multiplier_4.vhd
TB_RCA_4.vhd		TB_RCA_4.vhd
TB_multiplier_2.vhd		TB_multiplier_2.vhd

Provide feedback