Skip to content
View GiorgosNtakos's full-sized avatar
3 followers · 1 following

Block or report GiorgosNtakos

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
GiorgosNtakos/README.md

🇬🇷 Ελληνική έκδοση: README_GR.md

Giorgos Ntakos

Hardware Designer / FPGA Engineer

Entry-level engineer specializing in digital system design, HDL development and FPGA implementation.
I design, simulate and verify hardware architectures using VHDL/Verilog and industry-standard EDA tools.

About Me

  • Integrated Master in Computer & Informatics Engineering (5-year degree) from Computer Engineering and Informatics Department (CEID) – University of Patras

  • Focus areas:

    • Digital logic & hardware design (VHDL/Verilog)
    • FPGA architecture and implementation flows
    • Hardware verification & simulation
    • Lightweight cryptographic hardware
    • Embedded and low-level systems

  • Diploma Thesis:
    FPGA implementation of the Hummingbird-2 Lightweight Authenticated Encryption Algorithm

  • Internship – Think Silicon (Applied Materials):

    • Designed SystemVerilog Soft-IP components (floating-point arithmetic)
    • Performed synthesis & verification using Synopsys tools
    • Automated hardware flows using TCL scripting

Technical Skills

Hardware / HDL

  • VHDL (primary), Verilog / SystemVerilog
  • Vivado, Vivado HLS
  • Synopsys Design Compiler
  • ModelSim, Cadence Genus

Programming & Systems

  • C, Java, SQL
  • Linux / Embedded environments
  • Microchip Studio
  • LaTeX

Interests

  • FPGA design & hardware acceleration
  • Hardware security primitives
  • Low-power / embedded architectures
  • EDA tool automation

What You Will Find Here

This GitHub profile contains coursework, laboratory exercises, and academic projects from the
CEID – University of Patras, including:

  • digital design labs (VHDL, electronics, circuits)
  • operating systems, databases, microcontroller and embedded systems coursework
  • research-related code and experiments
  • my diploma thesis implementation
  • the project that later became part of an academic publication

These repositories are shared to demonstrate engineering methodology and project structure,
and may be useful for:

  • hardware / FPGA engineers
  • engineering recruiters reviewing my technical background
  • researchers in hardware security or lightweight cryptography
  • students seeking reference implementations or examples

Links

Pinned Loading

  1. VLSI-Systems-Design VLSI-Systems-Design Public

    VHDL

  2. Hummingbird-2-FPGA-Implementation-for-Lightweight-Authenticated-Encryption-in-IoT Hummingbird-2-FPGA-Implementation-for-Lightweight-Authenticated-Encryption-in-IoT Public

    FPGA implementation of the lightweight authenticated encryption algorithm Hummingbird-2 for secure communication in resource-constrained IoT devices, with architectural optimizations for performanc…

    VHDL

  3. CEID-PROJECTS-COURSES CEID-PROJECTS-COURSES Public

    Organized hub of coursework, laboratory projects, diploma thesis (Integrated Master) and research work from the Department of Computer Engineering & Informatics (CEID).

  4. COMPUTER-AID-SYSTEMS-DESIGN-CAD COMPUTER-AID-SYSTEMS-DESIGN-CAD Public

    Laboratory exercises for the course CAD for Digital Hardware (E-CAD), covering graphical digital design, PCB back-end flow, and HDL-based FPGA implementation using VHDL, ModelSim, and Vivado on the…

    VHDL

  5. hummingbird2-v2-fpga-rfid-wsn hummingbird2-v2-fpga-rfid-wsn Public

    FPGA implementations of an enhanced Hummingbird-2 lightweight cryptographic design (v2) with parallel and round-based architectures, evaluated for secure RFID and wireless sensor network applicatio…

    VHDL

  6. Digital-Systems-Test-Verification-Labs-Fault-Testing-SystemVerilog Digital-Systems-Test-Verification-Labs-Fault-Testing-SystemVerilog Public

    Laboratory exercises on digital circuit testing using Atalanta & HOPE (ATPG and fault simulation) and Synopsys tools (Design Compiler & TetraMax).

    Tcl 1