Automatic-TB-Generator

Verilog Parser that extract control flow of design (if/else, branches, cases,) and a Test Bench Writer that produce TB Module, Initial Block for Initialization, Instantiation and Tests Generator