While_Compiler/extra.ass at master · sfeng96/While_Compiler · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
XOR R0,R0,R0
WRS 11
WRS 53
WRS 55
ADDI R1,R0,64
RD R2
STORE R2,R1,0
WRS 68
ADDI R1,R0,88
RD R2
STORE R2,R1,0
ADDI R1,R0,92
ADDI R2,R0,0
ADDI R3,R0,64
LOAD R3,R3,0
SUB R2,R2,R3
STORE R2,R1,0
n10:
ADDI R1,R0,64
LOAD R1,R1,0
ADDI R2,R0,92
LOAD R2,R2,0
SUB R1,R1,R2
ADDI R1,R1,1
BEQZ R1,n12
BLTZ R1,n12
BNEZ R1,n11
n11:
ADDI R1,R0,96
ADDI R2,R0,0
ADDI R3,R0,64
LOAD R3,R3,0
SUB R2,R2,R3
STORE R2,R1,0
n7:
ADDI R1,R0,64
LOAD R1,R1,0
ADDI R2,R0,96
LOAD R2,R2,0
SUB R1,R1,R2
ADDI R1,R1,1
BEQZ R1,n9
BLTZ R1,n9
BNEZ R1,n8
n8:
ADDI R1,R0,100
ADDI R2,R0,96
LOAD R2,R2,0
ADDI R3,R0,96
LOAD R3,R3,0
MUL R2,R2,R3
ADDI R3,R0,92
LOAD R3,R3,0
ADDI R4,R0,92
LOAD R4,R4,0
MUL R3,R3,R4
ADD R2,R2,R3
STORE R2,R1,0
ADDI R1,R0,104
ADDI R2,R0,0
STORE R2,R1,0
n1:
ADDI R1,R0,100
LOAD R1,R1,0
ADDI R2,R0,4
MUL R1,R1,R2
ADDI R2,R0,2
ADDI R3,R0,88
LOAD R3,R3,0
MUL R2,R2,R3
ADDI R3,R0,1
SUB R2,R2,R3
MUL R1,R1,R2
ADDI R2,R0,2
ADDI R3,R0,88
LOAD R3,R3,0
MUL R2,R2,R3
ADDI R3,R0,1
SUB R2,R2,R3
MUL R1,R1,R2
ADDI R2,R0,2
ADDI R3,R0,104
LOAD R3,R3,0
MUL R2,R2,R3
ADDI R3,R0,1
ADD R2,R2,R3
ADDI R3,R0,2
ADDI R4,R0,104
LOAD R4,R4,0
MUL R3,R3,R4
ADDI R4,R0,1
ADD R3,R3,R4
MUL R2,R2,R3
ADDI R3,R0,2
ADDI R4,R0,64
LOAD R4,R4,0
MUL R3,R3,R4
ADDI R4,R0,1
ADD R3,R3,R4
MUL R2,R2,R3
ADDI R3,R0,2
ADDI R4,R0,64
LOAD R4,R4,0
MUL R3,R3,R4
ADDI R4,R0,1
ADD R3,R3,R4
MUL R2,R2,R3
SUB R1,R1,R2
ADDI R1,R1,1
BEQZ R1,n3
BLTZ R1,n3
BNEZ R1,n2
n2:
ADDI R1,R0,104
ADDI R2,R0,104
LOAD R2,R2,0
ADDI R3,R0,1
ADD R2,R2,R3
STORE R2,R1,0
JMP n1
n3:
ADDI R1,R0,104
LOAD R1,R1,0
ADDI R2,R0,88
LOAD R2,R2,0
SUB R1,R1,R2
ADDI R1,R1,1
BEQZ R1,n5
BLTZ R1,n5
BNEZ R1,n4
n4:
WRS 108
JMP n6
n5:
ADDI R3,R0,104
LOAD R4,R3,0
WR R4
n6:
WRS 110
ADDI R3,R0,96
ADDI R4,R0,96
LOAD R4,R4,0
ADDI R5,R0,1
ADD R4,R4,R5
STORE R4,R3,0
JMP n7
n9:
WRS 112
ADDI R1,R0,92
ADDI R2,R0,92
LOAD R2,R2,0
ADDI R3,R0,1
ADD R2,R2,R3
STORE R2,R1,0
JMP n10
n12:
HALT
DATA 116
DATA 114
DATA 117
DATA 101
DATA 0
DATA 102
DATA 97
DATA 108
DATA 115
DATA 101
DATA 0
DATA 82
DATA 101
DATA 99
DATA 111
DATA 109
DATA 109
DATA 101
DATA 110
DATA 100
DATA 101
DATA 100
DATA 32
DATA 112
DATA 97
DATA 114
DATA 97
DATA 109
DATA 101
DATA 116
DATA 101
DATA 114
DATA 115
DATA 58
DATA 32
DATA 115
DATA 105
DATA 122
DATA 101
DATA 61
DATA 50
DATA 56
DATA 44
DATA 32
DATA 114
DATA 105
DATA 110
DATA 103
DATA 115
DATA 61
DATA 49
DATA 48
DATA 0
DATA 10
DATA 0
DATA 83
DATA 105
DATA 122
DATA 101
DATA 58
DATA 32
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 78
DATA 117
DATA 109
DATA 98
DATA 101
DATA 114
DATA 32
DATA 111
DATA 102
DATA 32
DATA 114
DATA 105
DATA 110
DATA 103
DATA 115
DATA 58
DATA 32
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 0
DATA 32
DATA 0
DATA 32
DATA 0
DATA 10
DATA 0