osafune.github.io/cerasite.html at master · osafune/osafune.github.io · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
<!DOCTYPE html>
<html>

<head>
    <meta charset="UTF-8">
    <meta http-equiv="Expires" content="259200‬">
    <meta name="author" content="S.OSAFUNE, J-7SYSTEM WORKS LIMITED.">
    <meta name="copyright" content="(c)2014-2024 S.OSAFUNE, J-7SYSTEM WORKS LIMITED.">
    <title>'CERASITE' - DIP scale FPGA board</title>

    <style type="text/css">
        body {
            width: 800px;
            margin: 15px;
            padding: 0;
            font-family: "Segoe UI", "Arial", "Meiryo", sans-serif;
            font-size: 11pt;
            line-height: 1.6;
            color: #303830;
        }

        h1 {
            font-size: 200%;
            color: #006b6b;
            text-shadow: 5px 5px 10px #d0d0d0;
        }

        img {
            border: none;
        }

        p {
            padding: 3px 10px 3px 15px;
        }

        li {
            margin: 0.5em 0 0 0;
        }

        div.heading {
            width: 100%;
            /* 見出しエリアの幅 */
            margin-bottom: 1em;
            padding: 4px 0px;
            /* 見出しエリアのパディング（上下、左右） */
            border-bottom: 1px #4c4c4c solid;
            /* 見出しエリアの下境界線 */
        }

        div.heading h2 {
            /* 見出し文字の設定 */
            margin: 0;
            padding: 3px 3px 0px 5px;
            /* 見出しのパディング（上右下左） */
            border-left: 10px #a4c639 solid;
            /* 見出しの左境界線 */
            font-size: 150%;
            /* 見出しの文字サイズ */
            color: #006b6b;
            line-height: 100%;
        }
    </style>
</head>

<body>

    <h1 id="top">'CERASITE' - DIP scale FPGA board</h1>
    <div align=right>Last update Mar.04, 2024<br />English / <a href="cerasite_jp.html">日本語</a></div>

    <div class="heading">
        <h2 id="overview">Overview</h2>
    </div>
    <div align="center">
        <img src="images/cerasite/cerasite_thumb.jpg" alt="CERASITE C-02" />
    </div>
    <p>
        'CERASITE C-02' is a very small FPGA board that realized DIP scale size 300mil width.<br /> The Altera MAX 10 series is adopted as an FPGA device. The power supply circuit and oscillator are also mounted on board, making it ideal for installation
        and prototyping as a programmable logic board that instant operation.<br />
    </p>
    <p>
        <ul>
            <li>300mil width DIP20 pin shape (substrate size 25.7 mm × 7.6 mm)</li>
            <li>10M02DCV36 (2kLEs, 108kbit memory, 96kbit flash, VBGA36)</li>
            <li>On-board OSC(50.0 MHz)</li>
            <li>User I/O up to 17pins</li>
            <li>3.0V/3.3V single-supply</li>
            <li>One user LED</li>
            <li>Universal PCB mount available for single-sided parts mounting</li>
            <li>Side-end face through terminal</li>
        </ul>
    </p>
    <p>
        C-02 board block diagram<br />
        <img src="images/cerasite/cerasite_diag.png" alt="CERASITE board block diagram" />
    </p>
    <br />

    <div class="heading">
        <h2 id="agreement">Agreements</h2>
    </div>
    <p>
        Before using this module, please agree to the following items.
        <ul>
            <li>Do not use in places exposed to direct sunlight, places with high or low temperatures, places with condensation or freezing, places with excessive shock or vibration.
                Also, it cannot be used where high reliability is required.</li>
            <li>The package on this module is very fragile.
                Bending or impacting the module will damage it.</li>
            <li>This module is designed for prototyping and hobby use.
                There are no protections intended for general products.
                Improper use may cause damage, smoke or fire.</li>
            <li>The developer and distributor are not responsible for any damages caused by using this module.</li>
            <li>We may not be able to answer questions regarding the contents of this module, measurement data, technical information, support, etc.</li>
            <li>Due to parts procurement and performance improvement, specifications and parts may be changed without prior notice.</li>
        </ul>
    </p>
    <br />

    <div class="heading">
        <h2 id="boardpinout">Board pinout</h2>
    </div>
    <img src="images/cerasite/cerasite_pin.png" alt="CERASITE Pinout diagram" />
    <p>
        <ul>
            <li>TDO, TCK, TDI, TMS and JTAGEN are user I/O exclusive use.</li>
            <li>nCONFIG is only available for input.</li>
            <li>For more information about device and I/O features, see max10 Device Data Sheet.</li>
        </ul>
    </p>
    <br />

    <div class="heading">
        <h2 id="typicalconnections">Typical connections</h2>
    </div>
    <img src="images/cerasite/cerasite_config.png" alt="CERASITE typical connections" />
    <p>
        <ul>
            <li>Pins 3, 18, 19, 20 pull up internally and PIN 2 is pulled down internally.</li>
            <li>If the nCONFIG pin is used as a user I/O, it is an input-only.</li>
            <li>If you use the JTAG feature pin as a user I/O, the JTAGEN pin is a function switching pin and cannot be used as a user I/O. In that case, the JTAGEN pin should pull down with 1kΩ. Also, when using the JTAG function, the JTAGEN pin must be fixed at H level.</li>
            <li>⚠️ Currently, write/verify/blank check failures may occur in Quartus Prime 21.1. Please use version 20.1 or earlier.</li>
        </ul>
    </p>
    <br />

    <div class="heading">
        <h2 id="download">Download</h2>
    </div>
    <p>C-02 Manual (PDF, Japanese)<br />
        <a href="http://www.j7system.jp/doc/c-02_manual_v1.1.pdf" target=_blank>
            <img alt="Cloud-Mark" width="32" height="32" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAACAAAAAgCAIAAAD8GO2jAAAGqUlEQVR42o1We2xb5RW/57sv27ET106cNiEmadWUoo3wWMkIKyuFbvxRSjXGNMjYoCAeAmkSD4GEKGpholo1HtLgj0pUm9QAQ0O8Cl1braVUhDGGNhogqFVoSWmapxPnOtf38T12vuvYsWNX8Cmxru4933n8zjm/c4AxplQdxoUCoKsEn4czdt9nU30fj2WYqRlhfEO9fEJ1e7ube7uS6UQE3/hMKIKrBKpVQbUBFA5U86Mnrb7/ZT854005nHGULRMSCookQ2RNq9F7ccPajpiiEJ9xFb7LALquqeTLUevJQ+MHT3o+J2EdNILxLL4phEK5kveFTviG5cbW9c2rm6OU8UVhVBjgitS1+99jWw9P53y1ISTVcoGqah/8SgDwa9YRMZ1tuzqx5fIUWiWKqGGAC9BU8fiBkWf6Z5dEDJ0Iek7Ni48G4HOYtv0HemJP/qyFMiAgKgwEuMPWAyM7+2eXRnUm+PfVXRaNCmQ05z98Zf32DS2Y9kI+gHOGCUTc//LpxH3vTKaiOhX8XCoAJGgiwO0coZDxOf+FjY23XdaE+cBCANdn6Pvxyfw1u4cVkJUmlBqXVQmCcHzBhNAIhDTMFrAqM4Ae433BDt2e7mwKYxzgUaYTuOW14XePO4kwoTXuyJ8Zh6Xq1AuazAaTTNpscMLNOjweVqtDwXxk8nxjZ6jvV2kPDXDO+09Zm/pGoiGVy/6qkCaBRw4V914ev/NH8XRclxaF+GrCff6jzKsDVswkiyMWCiGQc9jbvS097TEQgt/1929eHXTR/fKQsf5QEdaG47MXrm++uWsJXmVBzSKMhMgm33FkYscHmXjlxQKeGMSvLzB23dQBpyZmN/WdHcuDoRalAhcsl5sq6MB7VylPb17lUVkVpXbjgdvY8De+fPrIKTtqVNhAKY9DyuT7ftsK2/4x9NIxilhBoXKlgzDr8fUdkQeuTHYmtGQYBKjVnYyVjXnefyK3cc+3y6IahlSBsJAIPPyTOvjBjv/MQEyZLz8JuuWJ9e3G324+PyAvwTlCJWpQRVC1UzZ9cN94/3A+67CIQRZsSGXQEfNg2VMDqmGULoGqOdmpg3cs7zo/4VKOPqoB3CI4NZojOENT7p1vnP183I0gMS3kHLw5C9r+eEIovAi9auey58FU/6PrQoZW0JjJOZbttSajWsDe1QfJx9DIf0fy1/31tKlBeVEBYtu28wQWUhAwUXwnnxltqVc/emRtWCZdYLifDk0gTEuXRNqa6hEBqMH5MnLs26teGj457YfKbAByUvP2Y7pp4qNgvrCzwKllO3vvvXTtyiQWKKZhaHQ2HtHzPks3RmsakIVLSM5lV+z6ZjoveaFoALzcLKx5/vOzriErgDqCUuTQOdu5sNl88+5LGqMmSh0/mzVVEjbVVENEOfd57sPJJw5NLSn1xHySfdhxePjFT/KMY1FRBYOgPtqw5vIrk8b9P21blYpg7O3J8OCZbHMcow+uisLvfNpzc7m9X4tdXwiDiFI1zpfp2ih8PZbd/MromAMGINSsZGMu7xDu64Lec1X699euuOzx91RBM7M5RFLKyD90iHLHUlKdSnt3vakGuSg2GoNUmO+7taWSKpAJCjYCLZpge25dvaa9AZ2lXDz9zsCz7w3UG/jFk9q51K6lVoRXdIOgkvSL6ZmnitXmrl+2B2R30tr0ckB2QoYvbVAfhJ+znR82h96956JYSD88OP6LPx81gBXdZ8LNacm0kb5YGlPKe7hIdre09HTE5um697XhvSW6LtpQFTo2PXdHd+qh9W3XPNM/k7NNbFUq3ReurcaX6a0XKou0V9N1rYETNG4RK079hCnGZmwTxyv1JO6ercaaEBwFZSq1FwYO0u4/t6Q7G4OBUzEy906m6gojE8ptUM/TsGEpJoYKP08icTVxHlb2Iu1KcWS+uLHxd6WRWTH0D57Z+aFVHPoLNpQgjqDAXDDr1PpUtfayoR/bvqF1YeiXrS0Yh7L1wJk/9VsLa0shH4XE+i5oJonIoqrGPVhbvAd76rfLtUUprV+LFi9J8bs/Hn/i/Yzlk4YQCRYvhJriQiqZ04gohZ2jWO+FxWvG4fU637YusaUbFy9RToq1V8fBUesP70/uH3JcTiI66ETOBYWoSsX4BcTB9oWp8p8vDz22rmn10u9aHQuntPz2n8rt+Sz7r9PupF0guQWiD/5FY5j8uM38TVdDT3v0+y6/8zZkywGyPD6PTM+9dcJ+fWDm2PBMKJbAN46VuagtfmNX/IaVkZZ4Hb7xqOSymuv7/wEvmTqs7VAJJwAAAABJRU5ErkJggg=="
            />
            <span style="font-size:200%;">c-02_manual_v1.1.pdf</span></a>
    </p>
    <p>C-02 schematic (PDF)<br />
        <a href="lib/cerasite_c-02_schm.pdf" target=_blank>
            <img alt="GitHub-Mark" width="32" height="32" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAACAAAAAgCAYAAABzenr0AAAAGXRFWHRTb2Z0d2FyZQBBZG9iZSBJbWFnZVJlYWR5ccllPAAAAyRpVFh0WE1MOmNvbS5hZG9iZS54bXAAAAAAADw/eHBhY2tldCBiZWdpbj0i77u/IiBpZD0iVzVNME1wQ2VoaUh6cmVTek5UY3prYzlkIj8+IDx4OnhtcG1ldGEgeG1sbnM6eD0iYWRvYmU6bnM6bWV0YS8iIHg6eG1wdGs9IkFkb2JlIFhNUCBDb3JlIDUuMy1jMDExIDY2LjE0NTY2MSwgMjAxMi8wMi8wNi0xNDo1NjoyNyAgICAgICAgIj4gPHJkZjpSREYgeG1sbnM6cmRmPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5LzAyLzIyLXJkZi1zeW50YXgtbnMjIj4gPHJkZjpEZXNjcmlwdGlvbiByZGY6YWJvdXQ9IiIgeG1sbnM6eG1wPSJodHRwOi8vbnMuYWRvYmUuY29tL3hhcC8xLjAvIiB4bWxuczp4bXBNTT0iaHR0cDovL25zLmFkb2JlLmNvbS94YXAvMS4wL21tLyIgeG1sbnM6c3RSZWY9Imh0dHA6Ly9ucy5hZG9iZS5jb20veGFwLzEuMC9zVHlwZS9SZXNvdXJjZVJlZiMiIHhtcDpDcmVhdG9yVG9vbD0iQWRvYmUgUGhvdG9zaG9wIENTNiAoTWFjaW50b3NoKSIgeG1wTU06SW5zdGFuY2VJRD0ieG1wLmlpZDpFNTE3OEEyQTk5QTAxMUUyOUExNUJDMTA0NkE4OTA0RCIgeG1wTU06RG9jdW1lbnRJRD0ieG1wLmRpZDpFNTE3OEEyQjk5QTAxMUUyOUExNUJDMTA0NkE4OTA0RCI+IDx4bXBNTTpEZXJpdmVkRnJvbSBzdFJlZjppbnN0YW5jZUlEPSJ4bXAuaWlkOkU1MTc4QTI4OTlBMDExRTI5QTE1QkMxMDQ2QTg5MDREIiBzdFJlZjpkb2N1bWVudElEPSJ4bXAuZGlkOkU1MTc4QTI5OTlBMDExRTI5QTE1QkMxMDQ2QTg5MDREIi8+IDwvcmRmOkRlc2NyaXB0aW9uPiA8L3JkZjpSREY+IDwveDp4bXBtZXRhPiA8P3hwYWNrZXQgZW5kPSJyIj8+m4QGuQAAAyRJREFUeNrEl21ojWEYx895TDPbMNlBK46IUiNmPvHBSUjaqc0H8pF5+aDUKPEBqU2NhRQpX5Rv5jWlDIWlMCv7MMSWsWwmb3tpXub4XXWdPHvc9/Gc41nu+nedc7/8r/99PffLdYdDPsvkwsgkTBwsA/PADJCnzX2gHTwBt8Hl7p537/3whn04XoDZDcpBlk+9P8AFcAghzRkJwPF4zGGw0Y9QS0mAM2AnQj77FqCzrtcwB1Hk81SYojHK4DyGuQ6mhIIrBWB9Xm7ug/6B/nZrBHBegrkFxoVGpnwBMSLR9EcEcC4qb8pP14BWcBcUgewMnF3T34VqhWMFkThLJAalwnENOAKiHpJq1FZgI2AT6HZtuxZwR9GidSHtI30jOrbawxlVX78/AbNfhHlomEUJJI89O2MqeE79T8/nk8nMBm/dK576hZgmA3cp/R4l9/UeSxiHLVIlNm4nFfT0bxyuIj7LHRTKai+zdJobwMKzcZSJb0ePV5PKN+BqAAKE47UlMnERELMM3EdYP/yrd+XYb2mOiYBiQ8OQnoRBlXrl9JZix7D1pHTazu4MoyBcnYamqAjIMTR8G4FT8LuhLsexXYYjICBiqhQBvYb6fLZIJCjPypVvaOoVAW2WcasCnL2Nq82xHJNSqlCeFcDshaPK0twkAhosjZL31QYw+1rlMpWGMArl23SBsZZO58F2tlJXmjOXS+s4WGvpMiBJT/I2PInZ6lIs9/hBsNS1hS6BG0DSqmYEDRlCXQrmy50P1oDRKTSegmNbUsA0zDMwRhPJXeCE3vWLPQMvan6X8AgIa1vcR4AkGZkDR4ejJ1UHpsaVI0g2LInpOsNFUud1rhxSV+fzC9Woz2EZkWQuja7/B+jUrgtIMpy9YCW4n4K41YfzRneW5E1KJTe4B2Zq1Q5EHEtj4U3AfEzR5SVY4l7QYQPJdN2as7RKBF0BPZqqH4VgMAMBL8Byxr7y8zCZiDlnOcEKIPmUpgB5Z2ww5RdOiiRiNajUmWda5IG6WbhsyY2fx6m8gLcoJDJFkH219M3We1+cnda93pfycZpIJEL/s/wSYADmOAwAQgdpBAAAAABJRU5ErkJggg=="
            />
            <span style="font-size:200%;">cerasite_c-02_schm.pdf</span></a>
    </p>
    <br />

    <div class="heading">
        <h2 id="buynow">Buy now</h2>
    </div>
    <p>
        <a href="https://www.switch-science.com/products/8907" target="_blank">
            <img alt="switch-science" height="32" src="images/switchscience_banner.png">
            <span style="font-size:200%;">CERASITE - DIP scale FPGA borad</span></a>
    </p>
    <br />

    <div class="heading">
        <h2 id="contact">Contact us</h2>
    </div>
    <p>
        Mail - support@j7system.jp (For initial defects, please contact the place of purchase.)<br />
        GitHub - <a href="https://github.com/osafune" target=_blank>osafune</a><br/>
    </p>

    <div align=right style="color:#006b6b;"><strong>&copy;2014-2024 S.OSAFUNE, J-7SYSTEM WORKS LIMITED.</strong></div>
</body>

</html>