Skip to content

Latest commit

 

History

History
28 lines (15 loc) · 1.29 KB

File metadata and controls

28 lines (15 loc) · 1.29 KB

mips

A MIPS processor simulator written in rust.

MIPS processor diagram

(Source: Ruye Wang)

Design notes

  • Clock cycles can be simulated by iterating over all CPU components and calling a cycle() function on each, which will execute whatever activities that component performs during a cycle. One complete iteration over all components corresponds to one clock cycle.

  • Separate compiler will convert MIPS assembly instructions to hex instructions and the processor will take such a compiled file as input. The file will contain one hex instruction per line.

Design references

Detailed, step-by-step MIPS design

RISC Architecture - MIPS (Stanford)

MIPS Processor (Multiple Cycle)

MIPS Architecture (Wikipedia)

Design of Pipelined MIPS Processor

MIPS Converter (Instruction to Hex)