Microprocessor_Design_SystemVerilog About The Project This project was to generate a basic CPU using a Hardware Description Language (HDL). How to use Choose a HDL simulator of your own choice ensuring it can work with system verilog and upload the files :). License Distributed under the MIT License.
