-
Notifications
You must be signed in to change notification settings - Fork 16
Expand file tree
/
Copy pathcpus.html
More file actions
1199 lines (1108 loc) · 27.8 KB
/
cpus.html
File metadata and controls
1199 lines (1108 loc) · 27.8 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2 Final//EN">
<HTML>
<HEAD>
<LINK REL="stylesheet" TYPE="text/css" HREF="doc.css">
<META NAME="GENERATOR" CONTENT="LinuxDoc-Tools 0.9.83">
<meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1">
<TITLE>ca65/da65 Users Guide</TITLE>
</HEAD>
<BODY>
<H1>ca65/da65 Users Guide</H1>
<H2>
<A HREF="mailto:uz@cc65.org">Ullrich von Bassewitz</A>,<BR>
<A HREF="mailto:groepaz@gmx.net">Groepaz</A></H2>
<HR>
<EM>An Overview on all supported CPUs</EM>
<HR>
<P>
<H2><A NAME="toc1">1.</A> <A HREF="cpus.html#s1">Overview</A></H2>
<P>
<H2><A NAME="toc2">2.</A> <A HREF="cpus.html#s2">NMOS branch</A></H2>
<UL>
<LI><A NAME="toc2.1">2.1</A> <A HREF="cpus.html#ss2.1">6502</A>
<LI><A NAME="toc2.2">2.2</A> <A HREF="cpus.html#ss2.2">6502X</A>
<LI><A NAME="toc2.3">2.3</A> <A HREF="cpus.html#ss2.3">6502DTV</A>
</UL>
<P>
<H2><A NAME="toc3">3.</A> <A HREF="cpus.html#s3">CMOS branch</A></H2>
<UL>
<LI><A NAME="toc3.1">3.1</A> <A HREF="cpus.html#ss3.1">65SC02 (Original CMOS)</A>
<LI><A NAME="toc3.2">3.2</A> <A HREF="cpus.html#ss3.2">65C02 (CMOS with Rockwell extensions)</A>
<LI><A NAME="toc3.3">3.3</A> <A HREF="cpus.html#ss3.3">W65C02 (CMOS with WDC extensions)</A>
<LI><A NAME="toc3.4">3.4</A> <A HREF="cpus.html#ss3.4">65CE02 (CMOS with CSG extensions)</A>
<LI><A NAME="toc3.5">3.5</A> <A HREF="cpus.html#ss3.5">4510</A>
<LI><A NAME="toc3.6">3.6</A> <A HREF="cpus.html#ss3.6">45GS02</A>
<LI><A NAME="toc3.7">3.7</A> <A HREF="cpus.html#ss3.7">HUC6280</A>
<LI><A NAME="toc3.8">3.8</A> <A HREF="cpus.html#ss3.8">M740</A>
<LI><A NAME="toc3.9">3.9</A> <A HREF="cpus.html#ss3.9">65816</A>
</UL>
<P>
<H2><A NAME="toc4">4.</A> <A HREF="cpus.html#s4">other</A></H2>
<UL>
<LI><A NAME="toc4.1">4.1</A> <A HREF="cpus.html#ss4.1">Sweet16</A>
</UL>
<P>
<H2><A NAME="toc5">5.</A> <A HREF="cpus.html#s5">Copyright</A></H2>
<HR>
<H2><A NAME="s1">1.</A> <A HREF="#toc1">Overview</A></H2>
<P>
<UL>
<LI>
<A HREF="#6502-mode">6502</A> - NMOS 6502 (all legal instructions)</LI>
<LI>
<A HREF="#6502X-mode">6502X</A> - NMOS 6502 with all undocumented instructions</LI>
<LI>
<A HREF="#DTV-mode">6502DTV</A> - the CPU of the C64 DTV device</LI>
<LI>
<A HREF="#65SC02-mode">65SC02</A> - original CMOS</LI>
<LI>
<A HREF="#65C02-mode">65C02</A> - CMOS with Rockwell extensions</LI>
<LI>
<A HREF="#65CE02-mode">65CE02</A> - CMOS with CSG extensions</LI>
<LI>
<A HREF="#W65C02-mode">W65C02</A> - CMOS with WDC extensions</LI>
<LI>
<A HREF="#4510-mode">4510</A> - the CPU of the Commodore C65</LI>
<LI>
<A HREF="#45GS02-mode">45GS02</A> - the CPU of the Commodore MEGA65</LI>
<LI>
<A HREF="#HUC6280-mode">HuC6280</A> - the CPU of the PC engine</LI>
<LI>
<A HREF="#M740-mode">M740</A> - a Microcontroller by Mitsubishi</LI>
<LI>
<A HREF="#65816-mode">65816</A> - the CPU of the SNES, and the SCPU</LI>
<LI>
<A HREF="#sweet16-mode">Sweet16</A> - an interpreter for a pseudo 16 bit CPU</LI>
</UL>
</P>
<H2><A NAME="s2">2.</A> <A HREF="#toc2">NMOS branch</A></H2>
<H2><A NAME="6502-mode"></A> <A NAME="ss2.1">2.1</A> <A HREF="#toc2.1">6502</A>
</H2>
<P>The original NMOS 6502 CPU.</P>
<P>For Example: MOS MCS6502 Rev. D, Rockwell R6502, Synertek SY6502, UMC UM6502</P>
<P>(56 instructions, 151 opcodes)</P>
<P>
<BLOCKQUOTE><CODE>
<PRE>
$00 brk
$01 ora (zp,x)
$05 ora zp
$06 asl zp
$08 php
$09 ora #imm
$0a asl a
$0d ora addr
$0e asl addr
$10 bpl rel80
$11 ora (zp),y
$15 ora zp,x
$16 asl zp,x
$18 clc
$19 ora addr,y
$1d ora addr,x
$1e asl addr,x
$20 jsr addr
$21 and (zp,x)
$24 bit zp
$25 and zp
$26 rol zp
$28 plp
$29 and #imm
$2a rol a
$2c bit addr
$2d and addr
$2e rol addr
$30 bmi rel8
$31 and (zp),y
$35 and zp,x
$36 rol zp,x
$38 sec
$39 and addr,y
$3d and addr,x
$3e rol addr,x
$40 rti
$41 eor (zp,x)
$45 eor zp
$46 lsr zp
$48 pha
$49 eor #imm
$4a lsr a
$4c jmp addr
$4d eor addr
$4e lsr addr
$50 bvc rel8
$51 eor (zp),y
$55 eor zp,x
$56 lsr zp,x
$58 cli
$59 eor addr,y
$5d eor addr,x
$5e lsr addr,x
$60 rts
$61 adc (zp,x)
$65 adc zp
$66 ror zp
$68 pla
$69 adc #imm
$6a ror a
$6c jmp (addr)
$6d adc addr
$6e ror addr
$70 bvs rel8
$71 adc (zp),y
$75 adc zp,x
$76 ror zp,x
$78 sei
$79 adc addr,y
$7d adc addr,x
$7e ror addr,x
$81 sta (zp,x)
$84 sty zp
$85 sta zp
$86 stx zp
$88 dey
$8a txa
$8c sty addr
$8d sta addr
$8e stx addr
$90 bcc rel8
$91 sta (zp),y
$94 sty zp,x
$95 sta zp,x
$96 stx zp,y
$98 tya
$99 sta addr,y
$9a txs
$9d sta addr,x
$a0 ldy #imm
$a1 lda (zp,x)
$a2 ldx #imm
$a4 ldy zp
$a5 lda zp
$a6 ldx zp
$a8 tay
$a9 lda #imm
$aa tax
$ac ldy addr
$ad lda addr
$ae ldx addr
$b0 bcs rel8
$b1 lda (zp),y
$b4 ldy zp,x
$b5 lda zp,x
$b6 ldx zp,y
$b8 clv
$b9 lda addr,y
$ba tsx
$bc ldy addr,x
$bd lda addr,x
$be ldx addr,y
$c0 cpy #imm
$c1 cmp (zp,x)
$c4 cpy zp
$c5 cmp zp
$c6 dec zp
$c8 iny
$c9 cmp #imm
$ca dex
$cc cpy addr
$cd cmp addr
$ce dec addr
$d0 bne rel8
$d1 cmp (zp),y
$d5 cmp zp,x
$d6 dec zp,x
$d8 cld
$d9 cmp addr,y
$dd cmp addr,x
$de dec addr,x
$e0 cpx #imm
$e1 sbc (zp,x)
$e4 cpx zp
$e5 sbc zp
$e6 inc zp
$e8 inx
$e9 sbc #imm
$ea nop
$ec cpx addr
$ed sbc addr
$ee inc addr
$f0 beq rel81
$f1 sbc (zp),y
$f5 sbc zp,x
$f6 inc zp,x
$f8 sed
$f9 sbc addr,y
$fd sbc addr,x
$fe inc addr,x
</PRE>
</CODE></BLOCKQUOTE>
</P>
<H2><A NAME="6502X-mode"></A> <A NAME="ss2.2">2.2</A> <A HREF="#toc2.2">6502X</A>
</H2>
<P>6502X mode is an extension to the normal 6502 mode. In this mode, several
mnemonics for undocumented instructions of the NMOS 6502 CPUs are accepted.</P>
<P>Note: Since these instructions are undocumented, there are no official mnemonics
for them.</P>
<P>(20 new instructions, 105 new opcodes, 76 instructions/256 opcodes total)</P>
<P>
<UL>
<LI><CODE>ALR: A:=(A and #imm)/2;</CODE></LI>
<LI><CODE>ANC: A:= A and #imm;</CODE> Generates opcode $0B.</LI>
<LI><CODE>ANE: A:= (A or CONST) and X and #imm;</CODE></LI>
<LI><CODE>ARR: A:=(A and #imm)/2;</CODE></LI>
<LI><CODE>AXS: X:=A and X-#imm;</CODE></LI>
<LI><CODE>DCP: addr:=addr-1; A-addr;</CODE></LI>
<LI><CODE>ISC: addr:=addr+1; A:=A-addr;</CODE></LI>
<LI><CODE>JAM:</CODE></LI>
<LI><CODE>LAS: A,X,S:=addr and S;</CODE></LI>
<LI><CODE>LAX: A,X:=addr;</CODE></LI>
<LI><CODE>NOP: #imm; zp; zp,x; abs; abs,x</CODE></LI>
<LI><CODE>RLA: addr:=addrrol; A:=A and addr;</CODE></LI>
<LI><CODE>RRA: addr:=addrror; A:=A adc addr;</CODE></LI>
<LI><CODE>SAX: addr:=A and X;</CODE></LI>
<LI><CODE>SHA: addr:=A and X and {addr hi +1};</CODE></LI>
<LI><CODE>SHX: addr:=X and {addr hi +1};</CODE></LI>
<LI><CODE>SHY: addr:=Y and {addr hi +1};</CODE></LI>
<LI><CODE>SLO: addr:=addr*2; A:=A or addr;</CODE></LI>
<LI><CODE>SRE: addr:=addr/2; A:=A xor addr;</CODE></LI>
<LI><CODE>TAS: addr:=A and X and {addr hi +1}; SP:=A and X;</CODE></LI>
</UL>
</P>
<P>
<BLOCKQUOTE><CODE>
<PRE>
$02 jam
$03 slo (zp,x)
$04 nop zp
$07 slo zp
$0b anc #imm
$0c nop addr
$0f slo addr
$12 jam
$13 slo (zp),y
$14 nop zp,x
$17 slo zp,y
$1a nop
$1b slo addr,y
$1c nop addr,x
$1f slo addr,x
$22 jam
$23 rla (zp,x)
$27 rla zp
$2b anc #imm
$2f rla addr
$32 jam
$33 rla (zp),y
$34 nop zp,x
$37 rla zp,y
$3a nop
$3b rla addr,y
$3c nop addr,x
$3f rla addr,x
$42 jam
$43 sre (zp,x)
$44 nop zp
$47 sre zp
$4b alr #imm
$4f sre addr
$52 jam
$53 sre (zp),y
$54 nop zp,x
$57 sre zp,y
$5a nop
$5b sre addr,y
$5c nop addr,x
$5f sre addr,x
$62 jam
$63 rra (zp,x)
$64 nop zp
$67 rra zp
$6b arr #imm
$6f rra addr
$72 jam
$73 rra (zp),y
$74 nop zp,x
$77 rra zp,y
$7a nop
$7b rra addr,y
$7c nop addr,x
$7f rra addr,x
$80 nop #imm
$82 nop #imm
$83 sax (zp,x)
$87 sax zp
$89 nop #imm
$8b ane #imm
$8f sax addr
$92 jam
$93 sha (zp),y
$97 sax zp,y
$9b tas addr,y
$9c shy addr,x
$9e shx addr,y
$9f sha addr,y
$a3 lax (zp,x)
$a7 lax zp
$ab lax #imm
$af lax addr
$b2 jam
$b3 lax (zp),y
$b7 lax zp,y
$bb las addr,y
$bf lax addr,y
$c2 nop #imm
$c3 dcp (zp,x)
$c7 dcp zp
$cb axs #imm
$cf dcp addr
$d2 jam
$d3 dcp (zp),y
$d4 nop zp,x
$d7 dcp zp,y
$da nop
$db dcp addr,y
$dc nop addr,x
$df dcp addr,x
$e2 nop #imm
$e3 isc (zp,x)
$e7 isc zp
$eb sbc #imm
$ef isc addr
$f2 jam
$f3 isc (zp),y
$f4 nop zp,x
$f7 isc zp,y
$fa nop
$fb isc addr,y
$fc nop addr,x
$ff isc addr,x
</PRE>
</CODE></BLOCKQUOTE>
</P>
<H2><A NAME="DTV-mode"></A> <A NAME="ss2.3">2.3</A> <A HREF="#toc2.3">6502DTV</A>
</H2>
<P>The CPU of the C64 DTV is based on the 6510. It adds some instructions, and does
not support all undocumented 6510 instructions.</P>
<P>(3+10 new instructions, 3+56 new opcodes, 69 instructions/210 opcodes total)</P>
<P>Opcodes added over 6502 (these are JAM on 6502):</P>
<P>
<BLOCKQUOTE><CODE>
<PRE>
$12 bra rel8
$32 sac #imm
$42 sir #imm
</PRE>
</CODE></BLOCKQUOTE>
</P>
<P>Supported undocumented 6510 instructions (nop, anc, rla, lax, las, alr, arr,
rra, shy, shx, axs, sbc):</P>
<P>
<BLOCKQUOTE><CODE>
<PRE>
$04 nop zp
$0b anc #imm
$0c nop addr
$14 nop zp,x
$1a nop
$1c nop addr,x
$23 rla (zp,x)
$27 rla zp
$2b anc #imm
$2f rla addr
$33 rla (zp),y
$34 nop zp,x
$37 rla zp,y
$3a nop
$3b rla addr,y
$3c nop addr,x
$3f rla addr,x
$44 nop zp
$4b alr #imm
$54 nop zp,x
$5a nop
$5c nop addr,x
$63 rra (zp,x)
$64 nop zp
$67 rra zp
$6b arr #imm
$6f rra addr
$73 rra (zp),y
$74 nop zp,x
$77 rra zp,y
$7a nop
$7b rra addr,y
$7c nop addr,x
$7f rra addr,x
$80 nop #imm
$82 nop #imm
$89 nop #imm
$9c shy addr,x
$9e shx addr,y
$a3 lax (zp,x)
$a7 lax zp
$ab lax #imm
$af lax addr
$b3 lax (zp),y
$b7 lax zp,y
$bb las addr,y
$bf lax addr,y
$c2 nop #imm
$cb axs #imm
$d4 nop zp,x
$da nop
$dc nop addr,x
$e2 nop #imm
$eb sbc #imm
$f4 nop zp,x
$fa nop
$fc nop addr,x
</PRE>
</CODE></BLOCKQUOTE>
</P>
<H2><A NAME="s3">3.</A> <A HREF="#toc3">CMOS branch</A></H2>
<P>The original CMOS version was apparently developed already back in the Commodore
days, but never saw the light of day. It was then licensed by (now) WDC to
different other vendors. Unfortunately some of those named their chips "65C02"
(not SC), which causes a lot of confusion now. So keep that in mind: some chips
that are named "65C02" will only support the original 65SC02 instruction set.</P>
<H2><A NAME="65SC02-mode"></A> <A NAME="ss3.1">3.1</A> <A HREF="#toc3.1">65SC02 (Original CMOS)</A>
</H2>
<P>The first CMOS instruction set, without bit manipulation, nor wai/stp. It adds
8 new instructions (phx, phy, plx, ply, bra, stz, tsb, trb) and two new address
modes (zeropage-indirect, absolute-x-indexed-indirect) to the original (legal)
6502 instructions.</P>
<P>For example: Synertek SY65C02, GTE G65SC02, CMD G65SC02, NCR 65C02</P>
<P>(8 new instructions, 27 new opcodes, 64 instructions/178 opcodes total)</P>
<P>
<BLOCKQUOTE><CODE>
<PRE>
$04 tsb zp
$0c tsb abs16
$12 ora (zp)
$14 trb zp
$1a inc
$1c trb abs16
$32 and (zp)
$34 bit zp, x
$3a dec
$3c bit abs16, x
$52 eor (zp)
$5a phy
$64 stz zp
$72 adc (zp)
$74 stz zp, x
$7a ply
$7c jmp (abs16, x)
$80 bra rel8
$89 bit #imm8
$92 sta (zp)
$9c stz abs16
$9e stz abs16, x
$b2 lda (zp)
$d2 cmp (zp)
$da phx
$f2 sbc (zp)
$fa plx
</PRE>
</CODE></BLOCKQUOTE>
</P>
<H2><A NAME="65C02-mode"></A> <A NAME="ss3.2">3.2</A> <A HREF="#toc3.2">65C02 (CMOS with Rockwell extensions)</A>
</H2>
<P>The Rockwell extensions add additional bit manipulation and bit test-and-branch
commands to the original 65SC02 instruction set.</P>
<P>For Example: Rockwell R65C02, Ricoh RP65C02, NCR 65CX02</P>
<P>(4 new instructions, 32 new opcodes, 68 instructions/210 opcodes total)</P>
<P>
<BLOCKQUOTE><CODE>
<PRE>
$07 rmb0 zp clear bit in zp location
$0f bbr0 zp, rel8 branch if bit is not set in zp location
$17 rmb1 zp
$1f bbr1 zp, rel8
$27 rmb2 zp
$2f bbr2 zp, rel8
$37 rmb3 zp
$3f bbr3 zp, rel8
$47 rmb4 zp
$4f bbr4 zp, rel8
$57 rmb5 zp
$5f bbr5 zp, rel8
$67 rmb6 zp
$6f bbr6 zp, rel8
$77 rmb7 zp
$7f bbr7 zp, rel8
$87 smb0 zp set bit in zp location
$8f bbs0 zp, rel8 branch if bit is set in zp location
$97 smb1 zp
$9f bbs1 zp, rel8
$a7 smb2 zp
$af bbs2 zp, rel8
$b7 smb3 zp
$bf bbs3 zp, rel8
$c7 smb4 zp
$cf bbs4 zp, rel8
$d7 smb5 zp
$df bbs5 zp, rel8
$e7 smb6 zp
$ef bbs6 zp, rel8
$f7 smb7 zp
$ff bbs7 zp, rel8
</PRE>
</CODE></BLOCKQUOTE>
</P>
<P>All "illegal" opcodes perform NOP on this CPU.</P>
<H2><A NAME="W65C02-mode"></A> <A NAME="ss3.3">3.3</A> <A HREF="#toc3.3">W65C02 (CMOS with WDC extensions)</A>
</H2>
<P>For their W65C02S WDC took the Rockwell extensions, and added two extra
instructions (which they also added to the 65C816/65C802)</P>
<P>(2 new instructions, 2 new opcodes, 70 instructions/212 opcodes total)</P>
<P>
<BLOCKQUOTE><CODE>
<PRE>
$cb wai wait for interrupt
$db stp wait for reset
</PRE>
</CODE></BLOCKQUOTE>
</P>
<P>All "illegal" opcodes perform NOP on this CPU.</P>
<H2><A NAME="65CE02-mode"></A> <A NAME="ss3.4">3.4</A> <A HREF="#toc3.4">65CE02 (CMOS with CSG extensions)</A>
</H2>
<P>CSG took the Rockwell extensions and developed them further. Notable additions
are long relative branches/jumps, and finally a real z register. Note that the
two opcodes used by the WDC extensions have been repurposed for something else,
so the 65CE02 is not 100% compatible with the W65C02.</P>
<P>For Example: CSG 65CE02 (used on the Amiga A2232 Serial Card)</P>
<P>(34 new instructions, 46 new opcodes, 102 instructions/256 opcodes total)</P>
<P>
<BLOCKQUOTE><CODE>
<PRE>
$02 cle clear stack extend disable
$03 see set stack extend disable
$0b tsy transfer stack_ptr_high to Y
$12 ora (zp), z
$13 lbpl rel16
$1b inz increment Z
$22 jsr (abs16)
$23 jsr (abs16, x)
$2b tys transfer Y to stack_ptr_high
$32 and (zp), z
$33 lbmi rel16
$3b dez decrement Z
$42 neg negate A
$43 asr
$44 asr zp
$4b taz transfer A to Z
$52 eor (zp), z
$53 lbvc rel16
$54 asr zp, x
$5b tab
$5c aug "4-byte NOP reserved for future expansion"
$62 rtn #imm8
$63 lbsr rel16 relative jsr, "branch to subroutine"
$64 stz zp store Z
$6b tza transfer Z to A
$72 adc (zp), z
$73 lbvs rel16
$74 stz zp, x store Z
$7b tba
$82 sta (off8, s), y
$83 lbra rel16 relative jmp
$8b sty abs16, x
$92 sta (zp), z
$93 lbcc rel16
$9b stx abs16, y
$9c stz abs16 store Z
$9e stz abs16, x store Z
$a3 ldz #imm8
$ab ldz abs16
$b2 lda (zp), z
$b3 lbcs rel16
$bb ldz abs16, x
$c2 cpz #imm8
$c3 dew zp
$cb asw abs16
$d2 cmp (zp), z
$d3 lbne rel16
$d4 cpz zp
$db phz push Z
$dc cpz abs16
$e2 lda (off8, s), y
$e3 inw zp
$eb row abs16
$f2 sbc (zp), z
$f3 lbeq rel16
$f4 phw #imm16
$fb plz pull Z
$fc phw abs16
</PRE>
</CODE></BLOCKQUOTE>
</P>
<P>One notable change is that some instructions of the original CMOS instruction set
were changed from "zeropage indirect" addressing to "zeropage indirect, z indexed".
This could be done, because the z register is initially guaranteed to be zero,
making the CPU binary compatible with older CMOS variants.</P>
<P>
<BLOCKQUOTE><CODE>
<PRE>
$12 ora (zp) -> ora (zp), z
$32 and (zp) -> and (zp), z
$52 eor (zp) -> eor (zp), z
$72 adc (zp) -> adc (zp), z
$92 sta (zp) -> sta (zp), z
$b2 lda (zp) -> cmp (zp), z
$d2 cmp (zp) -> lda (zp), z
$f2 sbc (zp) -> sbc (zp), z
</PRE>
</CODE></BLOCKQUOTE>
</P>
<P>Additional to that, the meaning of the following instruction changes from "store
zero" to "store z register". Again, this makes the CPU binary compatible with
older CMOS variants</P>
<P>
<BLOCKQUOTE><CODE>
<PRE>
$64 stz zp
$74 stz zp, x
$9c stz abs16
$9e stz abs16, x
</PRE>
</CODE></BLOCKQUOTE>
</P>
<P>The other 65SC02 instructions (phx, phy, plx, ply, tsb, trb, bra) are unchanged.</P>
<H2><A NAME="4510-mode"></A> <A NAME="ss3.5">3.5</A> <A HREF="#toc3.5">4510</A>
</H2>
<P>The 4510 is a microcontroller that is the core of the Commodore C65 aka C64DX.
It contains among other functions a slightly modified 65CE02/4502 CPU, to allow
address mapping for 20 bits of address space (1 megabyte addressable area).</P>
<P>The 4510 supports the complete 65CE02 instruction set, but changes
the 4-Byte NOP into the "map" instruction:</P>
<P>
<BLOCKQUOTE><CODE>
<PRE>
$5c map
</PRE>
</CODE></BLOCKQUOTE>
</P>
<P>For more information about the Commodore C65/C64DX and the 4510 CPU, see
<A HREF="http://www.zimmers.net/anonftp/pub/cbm/c65/">http://www.zimmers.net/anonftp/pub/cbm/c65/</A> and
<A HREF="https://en.wikipedia.org/wiki/Commodore_65">Wikipedia</A>.</P>
<H2><A NAME="45GS02-mode"></A> <A NAME="ss3.6">3.6</A> <A HREF="#toc3.6">45GS02</A>
</H2>
<P>The 45GS02 is a microcontroller that is the core of the MEGA65.
It is an extension of the 4510 CPU and adds 32-bit addressing and a 32-bit
pseudo register Q that is comprised of the four registers A, X, Y, and Z.</P>
<P>
<BLOCKQUOTE><CODE>
<PRE>
$42 $42 $05 orq zp
$42 $42 $06 aslq zp
$42 $42 $0a aslq
$42 $42 $0d orq addr
$42 $42 $0e aslq addr
$42 $42 $12 orq (zp)
$42 $42 $16 aslq zp,x
$42 $42 $1a inq
$42 $42 $1e aslq addr,x
$42 $42 $24 bitq zp
$42 $42 $25 andq zp
$42 $42 $26 rolq zp
$42 $42 $2a rolq
$42 $42 $2c bitq addr
$42 $42 $2d andq addr
$42 $42 $2e rolq addr
$42 $42 $32 andq (zp)
$42 $42 $36 rolq zp, x
$42 $42 $3a deq
$42 $42 $3e rolq addr, x
$42 $42 $43 asrq
$42 $42 $44 asrq zp
$42 $42 $45 eorq zp
$42 $42 $46 lsrq zp
$42 $42 $4a lsrq
$42 $42 $4d eorq addr
$42 $42 $4e lsrq addr
$42 $42 $52 eorq (zp)
$42 $42 $54 asrq zp, x
$42 $42 $56 lsrq zp, x
$42 $42 $5e lsrq addr, x
$42 $42 $65 adcq zp
$42 $42 $66 rorq zp
$42 $42 $6a rorq
$42 $42 $6d adcq addr
$42 $42 $6e rorq addr
$42 $42 $72 adcq (zp)
$42 $42 $76 rorq zp, x
$42 $42 $7e rorq addr, x
$42 $42 $85 stq zp
$42 $42 $8d stq addr
$42 $42 $92 stq (zp)
$42 $42 $a5 ldq zp
$42 $42 $ad ldq addr
$42 $42 $b2 ldq (zp), z
$42 $42 $c5 cmpq zp
$42 $42 $c6 deq zp
$42 $42 $cd cmpq addr
$42 $42 $ce deq addr
$42 $42 $d2 cmpq (zp)
$42 $42 $d6 deq zp, x
$42 $42 $de deq addr, x
$42 $42 $e5 sbcq zp
$42 $42 $e6 inq zp
$42 $42 $ed sbcq addr
$42 $42 $ee inq addr
$42 $42 $f2 sbcq (zp)
$42 $42 $f6 inq zp, x
$42 $42 $fe inq addr, x
$ea $12 ora [zp], z
$ea $32 and [zp], z
$ea $52 eor [zp], z
$ea $72 adc [zp], z
$ea $92 sta [zp], z
$ea $b2 lda [zp], z
$ea $d2 cmp [zp], z
$ea $f2 sbc [zp], z
$42 $42 $ea $12 orq [zp]
$42 $42 $ea $32 andq [zp]
$42 $42 $ea $52 eorq [zp]
$42 $42 $ea $72 adcq [zp]
$42 $42 $ea $92 stq [zp]
$42 $42 $ea $b2 ldq [zp], z
$42 $42 $ea $d2 cmpq [zp]
$42 $42 $ea $f2 sbcq [zp]
</PRE>
</CODE></BLOCKQUOTE>
</P>
<H2><A NAME="HUC6280-mode"></A> <A NAME="ss3.7">3.7</A> <A HREF="#toc3.7">HUC6280</A>
</H2>
<P>The HUC6280 is a superset of 65C02. It implements the original CMOS instructions
with Rockwell extensions, plus some other instructions:</P>
<P>
<BLOCKQUOTE><CODE>
<PRE>
$02 sxy
$03 st0 #imm
$13 st1 #imm
$22 sax
$23 st2 #imm
$42 say
$43 tma #imm
$44 bsr rel8
$53 tam #imm
$54 csl
$62 cla
$73 tii addr, addr, addr
$82 clx
$83 tst #imm, zp
$82 clx
$83 tst #imm, zp
$93 tst #imm, addr
$a3 tst #imm, zp, x
$b3 tst #imm, addr, x
$c2 cly
$c3 tdd addr, addr, addr
$d3 tin addr, addr, addr
$d4 csh
$e3 tia addr, addr, addr
$f3 tai addr, addr, addr
$f4 set
</PRE>
</CODE></BLOCKQUOTE>
</P>
<H2><A NAME="M740-mode"></A> <A NAME="ss3.8">3.8</A> <A HREF="#toc3.8">M740</A>
</H2>
<P>The M740 is a microcontroller by Mitsubishi, which was marketed for embedded
devices in the mid 80s. It is a superset of 6502, the added CMOS instructions
seem to be completely custom however:</P>
<P>
<BLOCKQUOTE><CODE>
<PRE>
$02 jsr (zp)
$03 bbs0 a, rel8
$07 bbs0 zp, rel8
$0b seb0 a
$0f seb0 zp
$12 clt
$13 bbc0 a, rel8
$17 bbc0 zp, rel8
$1a inc a
$1b clb0 a
$1f clb0 zp
$22 jsr $ff12
$23 bbs1 a, rel8
$27 bbs1 zp, rel8
$2b seb1 a
$2f seb1 zp
$32 set
$33 bbc1 a, rel8
$37 bbc1 zp, rel8
$3a dec a
$3b clb1 a
$3c ldm zp, #imm
$3f clb1 zp
$42 stp
$43 bbs2 a, rel8
$44 com zp
$47 bbs2 zp, rel8
$4b seb2 a
$4f seb2 zp
$53 bbc2 a, rel8
$57 bbc2 zp, rel8
$5b clb2 a
$5f clb2 zp
$63 bbs3 a, rel8
$64 tst zp
$67 bbs3 zp, rel8
$6b seb3 a
$6f seb3 zp
$73 bbc3 a, rel8
$77 bbc3 zp, rel8
$7b clb3 a
$7f clb3 zp
$80 bra rel8
$82 rrf zp
$83 bbs4 a, rel8
$87 bbs4 zp, rel8
$8b seb4 a
$8f seb4 zp
$93 bbc4 a, rel8
$97 bbc4 zp, rel8
$9b clb4 a
$9f clb4 zp
$a3 bbs5 a, rel8
$a7 bbs5 zp, rel8
$ab seb5 a
$af seb5 zp
$b2 lda (zp)
$b3 bbc5 a, rel8
$b7 bbc5 zp, rel8
$bb clb5 a
$bf clb5 zp
$c2 slw
$c3 bbs6 a, rel8
$c7 bbs6 zp, rel8
$cb seb6 a
$cf seb6 zp
$d3 bbc6 a, rel8
$d7 bbc6 zp, rel8
$db clb6 a
$df clb6 zp
$e2 fst
$e3 bbs7 a, rel8
$e7 bbs7 zp, rel8
$eb seb7 a
$ef seb7 zp
$f3 bbc7 a, rel8
$f7 bbc7 zp, rel8
$fb clb7 a
$ff clb7 zp
</PRE>
</CODE></BLOCKQUOTE>
</P>
<P>Four instructions are the same on 65SC02:</P>
<P>
<BLOCKQUOTE><CODE>
<PRE>
$1a inc a
$3a dec a
$80 bra rel8
$b2 lda (zp)
</PRE>
</CODE></BLOCKQUOTE>
</P>
<P>These four instructions are different from 65SC02:</P>
<P>
<BLOCKQUOTE><CODE>
<PRE>
$12 ora (zp) -> clt
$32 and (zp) -> set
$3c bit addr,x -> ldm zp, #imm
$64 stz zp -> tst zp
</PRE>
</CODE></BLOCKQUOTE>
</P>
<P>The following 65SC02 instructions are not implemented:</P>
<P>
<BLOCKQUOTE><CODE>
<PRE>
$04 tsb zp
$0c tsb addr
$14 trb zp
$1c trb addr
$34 bit zp,y