mustached-hipster/test4.cpp at master · bitdiddle/mustached-hipster · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
/**
 * Cache simulator test case - 2 level cache
 */

#include <stdlib.h>
#include <stdio.h>
#include <assert.h>

#include "L2Cache.cpp"

#define makesure assert
// #define makesure cout<<

int
main(int argc, char *argv[])
{
        printf("L2 Cache, inclusive: read\n");
        L2Cache l2cir(512, 64, 8, "LRU", 4096, 64, 8, "LRU", Inclusive);
        // fill L1
        for (int i = 0; i < 8; ++i)
        {
        	l2cir.access(i*64, AVDC_READ);
        };
        // check
        for (int i = 0; i < 8; ++i)
        {
        	makesure(avdc_access(l2cir.avdc_L1, i*64, AVDC_READ));
        	makesure(avdc_access(l2cir.avdc_L2, i*64, AVDC_READ));
        };

        printf("L2 Cache, inclusive: write\n");
        L2Cache l2ciw(512, 64, 8, "LRU", 4096, 64, 8, "LRU", Inclusive);
        // fill L1
        for (int i = 0; i < 8; ++i)
        {
        	l2ciw.access(i*64, AVDC_WRITE);
        };
        // check
        for (int i = 0; i < 8; ++i)
        {
        	makesure(avdc_access(l2ciw.avdc_L1, i*64, AVDC_WRITE));
        	makesure(avdc_access(l2ciw.avdc_L2, i*64, AVDC_WRITE));
        };

		printf("L2 Cache, exclusive: read\n");
        L2Cache l2cer(512, 64, 8, "LRU", 4096, 64, 8, "LRU", Exclusive);
        // fill L1
        for (int i = 0; i < 8; ++i)
        {
        	l2cer.access(i*64, AVDC_READ);
        };
        // kick original entries
        for (int i = 0; i < 8; ++i)
        {
        	l2cer.access(i*64 + 512, AVDC_READ);
        };
        // check
        for (int i = 0; i < 8; ++i)
        {
        	makesure(!avdc_access(l2cer.avdc_L1, i*64, AVDC_READ));
        	makesure(avdc_access(l2cer.avdc_L2, i*64, AVDC_READ));
        };

        printf("L2 Cache, exclusive: write\n");
        L2Cache l2cew(512, 64, 8, "LRU", 4096, 64, 8, "LRU", Exclusive);
        // fill L1
        for (int i = 0; i < 8; ++i)
        {
        	l2cew.access(i*64, AVDC_WRITE);
        };
        // kick original entries
        for (int i = 0; i < 8; ++i)
        {
        	l2cew.access(i*64 + 512, AVDC_WRITE);
        };
        // check
        for (int i = 0; i < 8; ++i)
        {
        	makesure(!avdc_access(l2cew.avdc_L1, i*64, AVDC_WRITE));
        	makesure(avdc_access(l2cew.avdc_L2, i*64, AVDC_WRITE));
        };

        printf("%s done.\n", argv[0]);
        return 0;
}