-
Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy pathCameraAF.cr.mti
More file actions
161 lines (142 loc) · 7.96 KB
/
CameraAF.cr.mti
File metadata and controls
161 lines (142 loc) · 7.96 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
/home/abdullah/Desktop/CameraAFModule/my_8_subtractor_noAbs.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/abdullah/Desktop/CameraAFModule/my_8_subtractor_noAbs.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_8subtractor_noAbs
-- Compiling architecture a_my_8subtractor_noAbs of my_8subtractor_noAbs
} {} {}} /home/abdullah/Desktop/CameraAFModule/my_12_adder.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/abdullah/Desktop/CameraAFModule/my_12_adder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_12adder
-- Compiling architecture a_my_12adder of my_12adder
} {} {}} /home/abdullah/Desktop/CameraAFModule/Reg19.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/abdullah/Desktop/CameraAFModule/Reg19.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity reg_19
-- Compiling architecture A_reg_19 of reg_19
} {} {}} /home/abdullah/Desktop/CameraAFModule/my_n_adder.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/abdullah/Desktop/CameraAFModule/my_n_adder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_nadder
-- Compiling architecture a_my_nadder of my_nadder
} {} {}} /home/abdullah/Desktop/CameraAFModule/BigFile.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/abdullah/Desktop/CameraAFModule/BigFile.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity BigModule
-- Compiling architecture a_bm of BigModule
} {} {}} /home/abdullah/Desktop/CameraAFModule/DMA.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/abdullah/Desktop/CameraAFModule/DMA.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity DMA
-- Compiling architecture a_DMA of DMA
} {} {}} /home/abdullah/Desktop/CameraAFModule/algo.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/abdullah/Desktop/CameraAFModule/algo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Algo
-- Compiling architecture Algo of Algo
} {} {}} /home/abdullah/Desktop/CameraAFModule/Cache.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/abdullah/Desktop/CameraAFModule/Cache.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Cache
-- Compiling architecture a_Cache of Cache
} {} {}} /home/abdullah/Desktop/CameraAFModule/counter256.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/abdullah/Desktop/CameraAFModule/counter256.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity counter256
-- Compiling architecture counter256 of counter256
} {} {}} /home/abdullah/Desktop/CameraAFModule/my_19_adder.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/abdullah/Desktop/CameraAFModule/my_19_adder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_19adder
-- Compiling architecture a_my_19adder of my_19adder
} {} {}} /home/abdullah/Desktop/CameraAFModule/NVM.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/abdullah/Desktop/CameraAFModule/NVM.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity NVM
-- Compiling architecture a_NVM of NVM
} {} {}} /home/abdullah/Desktop/CameraAFModule/neighboursValidation.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/abdullah/Desktop/CameraAFModule/neighboursValidation.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity addr_Valid
-- Compiling architecture a_addr_Valid of addr_Valid
} {} {}} /home/abdullah/Desktop/CameraAFModule/ModuleWithNvm.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/abdullah/Desktop/CameraAFModule/ModuleWithNvm.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity bmwn
-- Compiling architecture a_bmwn of bmwn
} {} {}} /home/abdullah/Desktop/CameraAFModule/MEM_module.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/abdullah/Desktop/CameraAFModule/MEM_module.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity MEMMOD
-- Compiling architecture a_MEMMOD of MEMMOD
} {} {}} /home/abdullah/Desktop/CameraAFModule/my_8_adder.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/abdullah/Desktop/CameraAFModule/my_8_adder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_nadder
-- Compiling architecture a_my_nadder of my_nadder
} {} {}} /home/abdullah/Desktop/CameraAFModule/my_adder.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/abdullah/Desktop/CameraAFModule/my_adder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_adder
-- Compiling architecture a_my_adder of my_adder
} {} {}} /home/abdullah/Desktop/CameraAFModule/my_8_subtractor.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/abdullah/Desktop/CameraAFModule/my_8_subtractor.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity my_8subtractor
-- Compiling architecture a_my_8subtractor of my_8subtractor
} {} {}} /home/abdullah/Desktop/CameraAFModule/Reg.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/abdullah/Desktop/CameraAFModule/Reg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity n_reg
-- Compiling architecture A_n_reg of n_reg
} {} {}} /home/abdullah/Desktop/CameraAFModule/ncounter.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/abdullah/Desktop/CameraAFModule/ncounter.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct 5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity counter
-- Compiling architecture counter of counter
} {} {}}