http://web.archive.org/web/20191020005357/https://en.wikipedia.org/wiki/256-bit http://web.archive.org/web/20191020005045/https://riscv.org/wp-content/uploads/2016/11/Tue1530-128bit-Addr-RISC-V-Wallach-Micron.pdf http://web.archive.org/web/20191020005329/https://content.riscv.org/wp-content/uploads/2019/06/riscv-spec.pdf http://web.archive.org/web/20191020005339/https://riscv.org/wp-content/uploads/2015/05/riscv-compressed-spec-v1.7.pdf
http://web.archive.org/web/20191020005357/https://en.wikipedia.org/wiki/256-bit
http://web.archive.org/web/20191020005045/https://riscv.org/wp-content/uploads/2016/11/Tue1530-128bit-Addr-RISC-V-Wallach-Micron.pdf
http://web.archive.org/web/20191020005329/https://content.riscv.org/wp-content/uploads/2019/06/riscv-spec.pdf
http://web.archive.org/web/20191020005339/https://riscv.org/wp-content/uploads/2015/05/riscv-compressed-spec-v1.7.pdf